



universidade de aveiro

# PROJETO 8

## CALENDÁRIO DIGITAL

\* 98543 | LUIS OLIVEIRA  
\* 102618 | JUAN BARROS


21 06 2021

# ● **Introdução e objetivos**


- Programar um calendário digital;
- Introduzir uma interação com o user;
- Aprofundar os conhecimentos da disciplina.




# ● Arquitetura



# ● Para o utilizador





FileEditViewProjectAssignmentsProcessingToolsWindowHelp

Calendario1

Project Navigator

Files

Mux.vhd

Reg.vhd

RegPulseGenerator.vhd

Counter4Bits.vhd

Bin7SegDecoder.vhd

Mux.vwf

Reg.vwf

RegPulseGenerator.vwf

Counter4Bits.vwf

Bin7SegDecoder.vwf

Counter5Bits.vhd

DiasDoMes.vhd

MeuCalendario.vhd

BCD.vhd

DispCntrl.vhd

Tasks

Compilation

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program

TimeQuest Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Program

MeuCalendario.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 use IEEE.NUMERIC_STD.all;
4
5 entity MeuCalendario is
6   port(SW      : in std_logic_vector(0 downto 0);
7         CLOCK_50 : in std_logic;
8         KEY      : in std_logic_vector(2 downto 0);
9         HEX0     : out std_logic_vector(6 downto 0);
10        HEX1     : out std_logic_vector(6 downto 0);
11        HEX2     : out std_logic_vector(6 downto 0);
12        HEX3     : out std_logic_vector(6 downto 0);
13        HEX4     : out std_logic_vector(6 downto 0);
14        HEX5     : out std_logic_vector(6 downto 0);
15        HEX6     : out std_logic_vector(6 downto 0);
16        HEX7     : out std_logic_vector(6 downto 0);
17        LEDG     : out std_logic_vector(8 downto 0);
18        LEDR     : out std_logic_vector(17 downto 0));
19
20 end MeuCalendario;
21
22
23 architecture Structural of MeuCalendario is
24
25   --Clocks
26   signal tC, dC : std_logic;
27
28   --Enables
29   signal mesEnable, ano1Enable, ano2Enable, ano3Enable, ano4Enable : std_logic;
30
31   --ValOut
32   signal diaOut, mesOut : std_logic_vector(4 downto 0);
33   signal ano1Out, ano2Out, ano3Out, ano4Out : std_logic_vector(3 downto 0);
34
35   --Terms
36   signal diaTerms, mesTerms, ano1Terms, ano2Terms, ano3Terms : std_logic;
37
38   --Max day of month
39   signal DayMonth : std_logic_vector(4 downto 0);
```

IP Catalog

Install

Project

Library

Search

All

Find...

Find Next

Messages


Type


ID

Message

System

Processing







FileEditViewProjectAssignmentsProcessingToolsWindowHelp

Calendario1

Project NavigatorFiles

Mux.vhd

Reg.vhd

RegPulseGenerator.vhd

Counter4Bits.vhd

Bin7SegDecoder.vhd

Mux.vwf

Reg.vwf

RegPulseGenerator.vwf

Counter4Bits.vwf

Bin7SegDecoder.vwf

Counter5Bits.vhd

DiasDoMes.vhd

MeuCalendario.vhd

BCD.vhd

DispCntrl.vhd

TasksCompilationTask

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program

TimeQuest Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programme

MeuCalendario.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 use IEEE.NUMERIC_STD.all;
4
5 entity MeuCalendario is
6     port(SW      : in  std_logic_vector(0 downto 0);
7          CLOCK_50 : in  std_logic;
8          KEY      : in  std_logic_vector(2 downto 0);
9          HEX0     : out std_logic_vector(6 downto 0);
10         HEX1     : out std_logic_vector(6 downto 0);
11         HEX2     : out std_logic_vector(6 downto 0);
12         HEX3     : out std_logic_vector(6 downto 0);
13         HEX4     : out std_logic_vector(6 downto 0);
14         HEX5     : out std_logic_vector(6 downto 0);
15         HEX6     : out std_logic_vector(6 downto 0);
16         HEX7     : out std_logic_vector(6 downto 0);
17         LEDG     : out std_logic_vector(8 downto 0);
18         LEDR     : out std_logic_vector(17 downto 0));
19
20 end MeuCalendario;
21
22
23 architecture Structural of MeuCalendario is
24
25     --Clocks
26     signal tc, dc : std_logic;
27
28     --Enables
29     signal mesEnable, ano1Enable, ano2Enable, ano3Enable, ano4Enable : std_logic;
30
31     --ValOut
32     signal diaOut, mesOut : std_logic_vector(4 downto 0);
33     signal ano1Out, ano2Out, ano3Out, ano4Out : std_logic_vector(3 downto 0);
34
35     --Terms
36     signal diaTerms, mesTerms, ano1Terms, ano2Terms, ano3Terms : std_logic;
37
38     --Max day of month
39     signal DayMonth : std_logic_vector(4 downto 0);
```

IP Catalog

Inst

Proj

Libr

Se

All

Find...

Find Next

140120 Import completed. 519 assignments were written (out of 1123 read). 598 non-global assignments were skipped because of entity name mismatch.

FileEditViewProjectAssignmentsProcessingToolsWindowHelp

Calendario1

Project NavigatorFiles

Mux.vhd

Reg.vhd

RegPulseGenerator.vhd

Counter4Bits.vhd

Bin7SegDecoder.vhd

Mux.vwf

Reg.vwf

RegPulseGenerator.vwf

Counter4Bits.vwf

Bin7SegDecoder.vwf

Counter5Bits.vhd

DiasDoMes.vhd

MeuCalendario.vhd

BCD.vhd

DispCntrl.vhd

TasksCompilation

Task

> Analysis & Synthesis

> Fitter (Place & Route)

> Assembler (Generate program...

> TimeQuest Timing Analysis

> EDA Netlist Writer

Edit Settings

Program Device (Open Programme...

MeuCalendario.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3 use IEEE.NUMERIC_STD.all;
4
5 entity MeuCalendario is
6   port(SW      : in std_logic_vector(0 downto 0);
7        CLOCK_50 : in std_logic;
8        KEY      : in std_logic_vector(2 downto 0);
9        HEX0     : out std_logic_vector(6 downto 0);
10       HEX1     : out std_logic_vector(6 downto 0);
11       HEX2     : out std_logic_vector(6 downto 0);
12       HEX3     : out std_logic_vector(6 downto 0);
13       HEX4     : out std_logic_vector(6 downto 0);
14       HEX5     : out std_logic_vector(6 downto 0);
15       HEX6     : out std_logic_vector(6 downto 0);
16       HEX7     : out std_logic_vector(6 downto 0);
17       LEDG     : out std_logic_vector(8 downto 0);
18       LEDR     : out std_logic_vector(17 downto 0));
19
20 end MeuCalendario;
21
22
23 architecture Structural of MeuCalendario is
24
25   --Clocks
26   signal tc, dc : std_logic;
27
28   --Enables
29   signal mesEnable, ano1Enable, ano2Enable, ano3Enable,
30
31   --ValOut
32   signal diaOut, mesOut : std_logic_vector(4 downto 0);
33   signal ano1Out, ano2Out, ano3Out, ano4Out : std_logic
34
35   --Terms
36   signal diaTerms, mesTerms, ano1Terms, ano2Terms, ano3
37
38   --Max day of month
39   signal DayMonth : std_logic_vector(4 downto 0);
```

Programmer - C:/intelFPGA\_lite/17.1/LSO/Projeto/Fase1/Calendario1 - Calendario1 - [C...

FileEditViewProcessingToolsWindowHelp

Hardware Setup...No HardwareMode: JTAGProgress:

☐ Enable real-time ISP to allow background programming when available

Start

Stop

Auto Detect

Delete

Add File...

Change File

Save File

Add Device

Up

Down

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
output_files/Cale...	EP4CE115F29	0059847D	0059847D	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

TDI

EP4CE115F29

TDO

All

<<Filter>>


Find...

Find Next

Messages


Type	ID	Message
Info	140120	Import completed. 519 assignments were written (out of 1123 read). 598 non-global assignments were skipped because of entity name mismatch.

System (1)Processing





# Aspectos finais



Fase 1 desenvolvida



Melhor compreensão da  
matéria lecionada



Melhoria na relação  
entre colegas

