# Freescale Semiconductor, Inc.

Reference Guide


CPU12RG/D Rev. 2, 11/2001

CPU12 Reference Guide (for HCS12 and original M68HC12)










**Figure 1. Programming Model** 

# **Stack and Memory Layout**



# STACK UPON ENTRY TO SERVICE ROUTINE IF SP WAS ODD BEFORE INTERRUPT

	SP +8	
	SP +6	
	SP +4	
	SP +2	
	SP	
_	SP -2	

RTN <sub>LO</sub>	
Y <sub>LO</sub>	RTN <sub>HI</sub>
X <sub>LO</sub>	Y <sub>HI</sub>
Α	X <sub>HI</sub>
CCR	В

SP +9
SP +7
SP +5
SP +3
SP +1
SP -1

# STACK UPON ENTRY TO SERVICE ROUTINE IF SP WAS EVEN BEFORE INTERRUPT

	II OF WHO EVERY BEFORE INTERF							
SP +9								
SP +7	RTN <sub>HI</sub>	RTN <sub>LO</sub>						
SP +5	Y <sub>HI</sub>	$Y_{LO}$						
SP +4	X <sub>HI</sub>	X <sub>LO</sub>						
SP +1	В	Α						
SP -1		CCR						

SP +10
SP +8
SP +6
SP +4
SP +2
SP

# **Interrupt Vector Locations**

\$FFFE, \$FFFF Power-On (POR) or External Reset
\$FFFC, \$FFFD Clock Monitor Reset
\$FFFA, \$FFFB Computer Operating Properly (COP Watchdog Reset
\$FFF8, \$FFF9 Unimplemented Opcode Trap

\$FFF6, \$FFF7 Software Interrupt Instruction (SWI)

\$FFF4, \$FFF5 XIRQ \$FFF2, \$FFF3 IRQ

\$FFC0-\$FFF1 Device-Specific Interrupt Sources

# **Notation Used in Instruction Set Summary**

**CPU Register Notation** 

Accumulator A — A or a

Accumulator B — B or b

Accumulator D — D or d

Index Register Y — Y or y

Stack Pointer — SP, sp, or s

Program Counter — PC, pc, or p

Condition Code Register — CCR or c

```
Explanation of Italic Expressions in Source Form Column
       abc — A or B or CCR
   abcdxys — A or B or CCR or D or X or Y or SP. Some assemblers also allow T2 or T3.
       abd — A or B or D
    abdxys — A or B or D or X or Y or SP
      dxys — D or X or Y or SP
     msk8 — 8-bit mask, some assemblers require # symbol before value
      opr8i — 8-bit immediate value
     opr16i — 16-bit immediate value
     opr8a — 8-bit address used with direct address mode
    opr16a — 16-bit address value
oprx0_xysp — Indexed addressing postbyte code:
               oprx3,-xys Predecrement X or Y or SP by 1 . . . 8
                oprx3,+xys Preincrement X or Y or SP by 1 . . . 8
                oprx3,xys- Postdecrement X or Y or SP by 1 . . . 8
                oprx3,xys+ Postincrement X or Y or SP by 1 . . . 8
                oprx5,xysp 5-bit constant offset from X or Y or SP or PC
                abd,xysp Accumulator A or B or D offset from X or Y or SP or PC
     oprx3 — Any positive integer 1 . . . 8 for pre/post increment/decrement
     oprx5 — Any integer in the range –16 . . . +15
     oprx9 — Any integer in the range -256...+255
    oprx16 — Any integer in the range -32,768 . . . 65,535
      page — 8-bit value for PPAGE, some assemblers require # symbol before this value
       rel8 — Label of branch destination within -256 to +255 locations
       rel9 — Label of branch destination within –512 to +511 locations
      rel16 — Any label within 64K memory space
   trapnum — Any 8-bit integer in the range $30-$39 or $40-$FF
       xys — X or Y or SP
      xysp — X or Y or SP or PC
```

### Operators

- + Addition
- Subtraction
- - Logical AND
- + Logical OR (inclusive)
- ⊕ Logical exclusive OR
- × Multiplication
- ÷ Division
- M Negation. One's complement (invert each bit of M)
- : Concatenate

Example: A : B means the 16-bit value formed by concatenating 8-bit accumulator A with 8-bit accumulator B.

A is in the high-order position.

Continued on next page

### Operators (continued)

- ⇒ Transfer
  - Example: (A)  $\Rightarrow$  M means the content of accumulator A is transferred to memory location M.
- - Example:  $D \Leftrightarrow X$  means exchange the contents of D with those of X.

### Address Mode Notation

- INH Inherent; no operands in object code
- IMM Immediate; operand in object code
- DIR Direct; operand is the lower byte of an address from \$0000 to \$00FF
- EXT Operand is a 16-bit address
- REL Two's complement relative offset; for branch instructions
- IDX Indexed (no extension bytes); includes:
  - 5-bit constant offset from X, Y, SP, or PC
  - Pre/post increment/decrement by 1 . . . 8
  - Accumulator A, B, or D offset
- IDX1 9-bit signed offset from X, Y, SP, or PC; 1 extension byte
- IDX2 16-bit signed offset from X, Y, SP, or PC; 2 extension bytes
- [IDX2] Indexed-indirect; 16-bit offset from X, Y, SP, or PC
- [D, IDX] Indexed-indirect; accumulator D offset from X, Y, SP, or PC

### Machine Coding

- dd 8-bit direct address \$0000 to \$00FF. (High byte assumed to be \$00).
- ee High-order byte of a 16-bit constant offset for indexed addressing.
- eb Exchange/Transfer post-byte. See Table 3 on page 22.
- ff Low-order eight bits of a 9-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing.
- hh High-order byte of a 16-bit extended address.
- ii 8-bit immediate data value.
- ii High-order byte of a 16-bit immediate data value.
- kk Low-order byte of a 16-bit immediate data value.
- 1b Loop primitive (DBNE) post-byte. See **Table 4** on page 23.
- 11 Low-order byte of a 16-bit extended address.
- $\,$  mm  $\,$   $\,$  8-bit immediate mask value for bit manipulation instructions. Set bits indicate bits to be affected.
- pg Program page (bank) number used in CALL instruction.
- qq High-order byte of a 16-bit relative offset for long branches.
- tn Trap number \$30-\$39 or \$40-\$FF.
- Signed relative offset \$80 (-128) to \$7F (+127).
   Offset relative to the byte following the relative offset byte, or low-order byte of a 16-bit relative offset for long branches.
- xb Indexed addressing post-byte. See **Table 1** on page 20 and **Table 2** on page 21.

### Access Detail

Each code letter except (,), and comma equals one CPU cycle. Uppercase = 16-bit operation and lowercase = 8-bit operation. For complex sequences see the *CPU12 Reference Manual* (CPU12RM/AD) for more detailed information.

- f Free cycle, CPU doesn't use bus
- g Read PPAGE internally
- Read indirect pointer (indexed indirect)
- i Read indirect PPAGE value (CALL indirect only)
- n Write PPAGE internally
- Optional program word fetch (P) if instruction is misaligned and has an odd number of bytes of object code — otherwise, appears as a free cycle (f); Page 2 prebyte treated as a separate 1-byte instruction
- P Program word fetch (always an aligned-word read)
- r 8-bit data read
- R 16-bit data read
- s 8-bit stack write
- S 16-bit stack write
- w 8-bit data write
- w 16-bit data write
- u 8-bit stack read
- ∨ 16-bit vector fetch (always an aligned-word read)
- t 8-bit conditional read (or free cycle)
- x 8-bit conditional write (or free cycle)
- () Indicate a microcode loop
- , Indicates where an interrupt could be honored

### **Special Cases**

- PPP/P Short branch, PPP if branch taken, P if not
- OPPP/OPO Long branch, OPPP if branch taken, OPO if not

### **Condition Codes Columns**

- Status bit not affected by operation.
- 0 Status bit cleared by operation.
- 1 Status bit set by operation.
- $\Delta$  Status bit affected by operation.
- ? Status bit may be cleared or remain set, but is not set by operation.
- 1 Status bit may be set or remain cleared, but is not cleared by operation.
- ? Status bit may be changed by operation but the final state is not defined.
- ! Status bit used for a special purpose.

# **Instruction Set Summary (Sheet 1 of 14)**

Source Form ABA	Operation					SXHI	NZVC
ARA		Mode	Coding (hex)	HCS12	HC12	3 7 111	NZVC
NO.	(A) + (B) ⇒ A Add Accumulators A and B	INH	18 06	00	00	Δ-	ΔΔΔΔ
ABX	(B) + (X) $\Rightarrow$ X Translates to LEAX B,X	IDX	1A E5	Pf	PP <sup>1</sup>		
ABY	(B) + (Y) $\Rightarrow$ Y Translates to LEAY B,Y	IDX	19 ED	Pf	$PP^1$		
ADCA #opr8i ADCA opr8a ADCA opr16a ADCA oprx0_xysp ADCA oprx9,xysp ADCA oprx16,xysp ADCA [D.xysp] ADCA [oprx16,xysp]	(A) + (M) + C ⇒ A Add with Carry to A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	89 ii 99 dd B9 hh 11 A9 xb A9 xb ff A9 xb ee ff A9 xb	P rPf rPO rPf rPO frpp fIfrpf fIPrpf	p rfP rOP rFO frPP flPrfP	Δ-	ΔΔΔΔ
ADCB #opr8i ADCB opr8a ADCB opr16a ADCB oprx0_xysp ADCB oprx9,xysp ADCB oprx16,xysp ADCB [D,xysp] ADCB [oprx16,xysp]	(B) + (M) + C ⇒ B Add with Carry to B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C9 ii D9 dd F9 hh ll E9 xb E9 xb ff E9 xb ee ff E9 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	p rfP rOP rfP rPO frPP fIfrfP	Δ-	ΔΔΔΔ
ADDA #opr8i ADDA opr8a ADDA opr16a ADDA oprx0_xysp ADDA oprx9,xysp ADDA oprx16,xysp ADDA [D,xysp] ADDA [oprx16,xysp]	(A) + (M) ⇒ A Add without Carry to A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8B ii 9B dd BB hh 11 AB xb AB xb ff AB xb ee ff AB xb	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	p rfP rOP rFP rPO frPP fIfrfP	Δ-	ΔΔΔΔ
ADDB #opr8i ADDB opr8a ADDB opr16a ADDB oprx0_xysp ADDB oprx16,xysp ADDB oprx16,xysp ADDB [D.xysp] ADDB [oprx16,xysp]	(B) + (M) ⇒ B Add without Carry to B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CB ii DB dd FB hh ll EB xb EB xb ff EB xb ee ff EB xb ee ff	P rPf rPO rPf rPO frpp fIfrPf fIPrPf	p rfP rOP rfP frPP fIfrfP fIPrfP	Δ-	ΔΔΔΔ
ADDD #opr16i ADDD opr8a ADDD opr16a ADDD oprx0_xysp ADDD oprx16,xysp ADDD oprx16,xysp ADDD [D,xysp] ADDD [oprx16,xysp]	(A:B) + (M:M+1) ⇒ A:B Add 16-Bit to D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C3 jj kk D3 dd F3 hh l1 E3 xb E3 xb ff E3 xb ee ff E3 xb	PO RPf RPO RPf RPO FRPO FRPP FIFRPF	OP RfP ROP RfP RPO fRPP fIfRfP		ΔΔΔΔ
ANDA #opr8i ANDA opr8a ANDA opr16a ANDA oprx0_xysp ANDA oprx16,xysp ANDA oprx16,xysp ANDA [D,xysp] ANDA [oprx16,xysp]	(A) ◆ (M) ⇒ A Logical AND A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	84 ii 94 dd B4 hh ll A4 xb A4 xb ff A4 xb ee ff A4 xb	P rPf rPO rPf rPO frpp fIfrPf fIPrPf	p rfP rOP rFO frPP fIfrfP fIPrfP		ΔΔ0-
ANDB #opr8i ANDB opr8a ANDB opr16a ANDB oprx0_xysp ANDB oprx9,xysp	(B) • (M) ⇒ B Logical AND B with Memory	IMM DIR EXT IDX IDX1 IDX2	C4 ii D4 dd F4 hh ll E4 xb E4 xb ff E4 xb ee ff	P rPf rP0 rPf rP0 frPP	p rfP rOP rfP rPO frPP		ΔΔ0-

Note 1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

# Instruction Set Summary (Sheet 2 of 14)

Source Form	Operation	Addr.	Machine		Access Detail	SXHI	NZVC
Source Form	Ореганоп	Mode	Coding (hex)	HCS12	HC12	эхпі	NZVC
ASL opr16a	4	EXT	78 hh 11	rPwO	rOPw		$\Delta \ \Delta \ \Delta \ \Delta$
ASL oprx0_xysp ASL oprx9,xysp		IDX IDX1	68 xb 68 xb ff	rPw rPwO	rPw rPOw		
ASL oprx16,xysp	C b7 b0	IDX1	68 xb ee ff	frPwP	frPPw		
ASL [D,xysp]	Arithmetic Shift Left	[D,IDX]	68 xb	fIfrPw	fIfrPw		
ASL [oprx16,xysp]		[IDX2]	68 xb ee ff	fIPrPw	fIPrPw		
ASLA	Arithmetic Shift Left Accumulator A	INH	48	0	0		
ASLB	Arithmetic Shift Left Accumulator B	INH	58	0	0		
ASLD	C b7 A b0 b7 B b0  Arithmetic Shift Left Double	INH	59	0	0		ΔΔΔΔ
ASR opr16a		EXT	77 hh 11	rPwO	rOPw		$\Delta  \Delta  \Delta  \Delta$
ASR oprx0_xysp		IDX	67 xb	rPw	rPw		
ASR oprx9,xysp	b7 b0 C	IDX1 IDX2	67 xb ff 67 xb ee ff	rPwO frPwP	rPOw frPPw		
ASR oprx16,xysp ASR [D,xysp]	Arithmetic Shift Right	[D,IDX]	67 xb ee 11	fIfrPw	fIfrPw		
ASR [oprx16,xysp]	Tritalinede Stille Night	[IDX2]	67 xb ee ff	fIPrPw	fIPrPw		
ASRA	Arithmetic Shift Right Accumulator A	INH '	47	0	0		
ASRB	Arithmetic Shift Right Accumulator B	INH	57	0	0		
BCC rel8	Branch if Carry Clear (if C = 0)	REL	24 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
BCLR opr8a, msk8	$(M) \bullet (\overline{mm}) \Rightarrow M$	DIR	4D dd mm	rPwO	rPOw		ΔΔ0-
BCLR opr16a, msk8	Clear Bit(s) in Memory	EXT	1D hh 11 mm	rPwP	rPPw		
BCLR oprx0_xysp, msk8		IDX IDX1	0D xb mm	rPw0	rPOw		
BCLR oprx9,xysp, msk8 BCLR oprx16,xysp, msk8		IDX1	OD xb ff mm OD xb ee ff mm	rPwP frPwPO	rPwP frPwOP		
BCS rel8	Branch if Carry Set (if C = 1)	REL	25 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
BEQ rel8	Branch if Equal (if Z = 1)	REL	27 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
BGF rel8	Branch if Greater Than or Equal	REL	2C rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
BGE Tel8	(if $N \oplus V = 0$ ) (signed)	KEL	zc rr	PPP/P	PPP/P		
BGND	Place CPU in Background Mode see CPU12 Reference Manual	INH	00	VfPPP	VfPPP		
BGT rel8	Branch if Greater Than (if $Z + (N \oplus V) = 0$ ) (signed)	REL	2E rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
BHI rel8	Branch if Higher (if $C + Z = 0$ ) (unsigned)	REL	22 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
BHS rel8	Branch if Higher or Same (if C = 0) (unsigned) same function as BCC	REL	24 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
BITA # opr8i	(A) • (M)	IMM	85 ii	P	P		ΔΔ0-
BITA opr8a	Logical AND A with Memory	DIR	95 dd	rPf	rfP		
BITA opr16a BITA oprx0_xysp	Does not change Accumulator or Memory	EXT IDX	B5 hh 11 A5 xb	rPO rPf	rOP rfP		
BITA oprx9,xysp		IDX IDX1	A5 xb ff	rPO	rPO		
BITA oprx16,xysp		IDX2	A5 xb ee ff	frPP	frPP		
BITA [D,xysp]		[D,IDX]	A5 xb	fIfrPf	fIfrfP		
BITA [oprx16,xysp]		[IDX2]	A5 xb ee ff	fIPrPf	fIPrfP		
BITB #opr8i	(B) • (M)	IMM	C5 ii	P	P		ΔΔ0-
BITB opr8a	Logical AND B with Memory	DIR	D5 dd	rPf	rfP		
BITB opr16a	Does not change Accumulator or Memory	EXT	F5 hh 11	rPO	rOP		
BITB oprx0_xysp BITB oprx9,xysp		IDX IDX1	E5 xb E5 xb ff	rPf rPO	rfP rPO		
BITB oprx16,xysp		IDX1	E5 xb ee ff	frPP	frPP		
BITB [D,xysp]		[D,IDX]	E5 xb	fIfrPf	fIfrfP		
BITB [oprx16,xysp]		[IDX2]	E5 xb ee ff	fIPrPf	fIPrfP		
BLE rel8	Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$ ) (signed)	REL	2F rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
BLO rel8	Branch if Lower	REL	25 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>		
	(if C = 1) (unsigned) same function as BCS						

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

# Instruction Set Summary (Sheet 3 of 14)

Source Form	Onoration	Addr.	Machine	Access Detail	SXHI	NZVC
Source Form	Operation	Mode	Coding (hex)	HCS12 HC12	3 X H I	NZVC
BLS rel8	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	PPP/P <sup>1</sup> PPP/P <sup>1</sup>		
BLT rel8	Branch if Less Than (if $N \oplus V = 1$ ) (signed)	REL	2D rr	PPP/P <sup>1</sup> PPP/P <sup>1</sup>		
BMI rel8	Branch if Minus (if N = 1)	REL	2B rr	PPP/P <sup>1</sup> PPP/P <sup>1</sup>		
BNE rel8	Branch if Not Equal (if Z = 0)	REL	26 rr	PPP/P <sup>1</sup> PPP/P <sup>1</sup>		
BPL rel8	Branch if Plus (if N = 0)	REL	2A rr	PPP/P <sup>1</sup> PPP/P <sup>1</sup>		
BRA rel8	Branch Always (if 1 = 1)	REL	20 rr	PPP PPF		
BRCLR opr8a, msk8, rel8 BRCLR opr16a, msk8, rel8 BRCLR oprx0_xysp, msk8, rel8 BRCLR oprx9,xysp, msk8, rel8 BRCLR oprx16,xysp, msk8, rel8	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh ll mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	rPPP         rPPF           rfppp         rfppp           rPPP         rPPF           rfppp         rffppp           Prfppp         frpffppp		
BRN rel8	Branch Never (if 1 = 0)	REL	21 rr	P F		
BRSET opr8, msk8, rel8 BRSET opr16a, msk8, rel8 BRSET oprx0_xysp, msk8, rel8 BRSET oprx9,xysp, msk8, rel8 BRSET oprx16,xysp, msk8, rel8	Branch if (M) ● (mm) = 0 (if All Selected Bit(s) Set)	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh ll mm rr 0E xb mm rr 0E xb ff mm rr 0E xb ee ff mm rr	rPPP         rPPF           rfpPP         rfpPF           rPPP         rPPF           rfpPP         rffPPF           prfpPP         frpffpPF		
BSET opr8, msk8 BSET opr16a, msk8 BSET oprx0_xysp, msk8 BSET oprx9,xysp, msk8 BSET oprx16,xysp, msk8 BSR rel8	(M) + (mm) $\Rightarrow$ M Set Bit(s) in Memory (SP) - 2 $\Rightarrow$ SP; RTN <sub>H</sub> :RTN <sub>I</sub> $\Rightarrow$ M <sub>(SP)</sub> :M <sub>(SP+1)</sub>	DIR EXT IDX IDX1 IDX2 REL	4C dd mm 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb ee ff mm	rPwO         rPow           rPwP         rPPw           rPwO         rPow           rPwP         rPwF           frPwPD         frPwOP           SPPP         PPPS		ΔΔ0-
	Subroutine address ⇒ PC Branch to Subroutine					
BVC rel8	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	PPP/P <sup>1</sup> PPP/P <sup>1</sup>		
BVS rel8	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	PPP/P <sup>1</sup> PPP/P <sup>1</sup>		
CALL opr16a, page CALL opx0_xysp, page CALL opx16,xysp, page CALL opx16,xysp, page CALL [D,xysp] CALL [oprx16, xysp]	$\begin{split} &(SP) - 2 \Rightarrow SP; RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)} \\ &(SP) - 1 \Rightarrow SP; (PPG) \Rightarrow M_{(SP)}: \\ &pg \Rightarrow PPAGE \ register; \ Program \ address \Rightarrow PC \end{split}$ Call subroutine in extended memory (Program may be located on another expansion memory page.) Indirect modes get program address and new pg value based on pointer.	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb ee ff pg 4B xb 4B xb ee ff	gnSsPPP gnfSsPPF gnSsPPP gnfSsPPF gnSsPPP gnfSsPPF fgnSsPPP fgnfSsPPP flignSsPPP flignSsPPP flignSsPPP flignSsPPP		
СВА	(A) – (B) Compare 8-Bit Accumulators	INH	18 17	00 00		ΔΔΔΔ
CLC	$0 \Rightarrow C$ Translates to ANDCC #\$FE	IMM	10 FE	P		0
CLI	0 ⇒ I  **Translates to ANDCC #\$EF*  (enables I-bit interrupts)	IMM	10 EF	P F	0	
CLR opr16a CLR oprx0_xysp CLR oprx9.xysp CLR oprx16,xysp CLR [D,xysp] CLR [O,xysp] CLR [CLR [Aysp] CLR [CLR [CLR [CLR [CLR [CLR [CLR [CLR [	$0 \Rightarrow M$ Clear Memory Location $0 \Rightarrow A$ Clear Accumulator A $0 \Rightarrow B$ Clear Accumulator B $0 \Rightarrow V$	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	79 hh 11 69 xb 69 xb ff 69 xb ee ff 69 xb 69 xb ee ff 87 C7	PwO         wOP           Pw         Pw           PwO         PwC           PwP         PwP           Pifw         PifPw           PIPW         PiPPw           O         C           O         C           P         F		0100
	Translates to ANDCC #\$FD					

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

# Instruction Set Summary (Sheet 4 of 14)

		Addr.	Machine	Access Deta	il	i	<b>i</b> 1
Source Form	Operation	Mode	Coding (hex)	HCS12	 HC12	SXHI	NZVC
CMPA #opr8i	(A) – (M)	IMM	81 ii	P	P		ΔΔΔΔ
CMPA opr8a	Compare Accumulator A with Memory	DIR	91 dd	rPf	rfP		
CMPA opr16a		EXT	B1 hh ll	rPO	rOP		
CMPA oprx0_xysp		IDX	A1 xb	rPf	rfP		
CMPA oprx9,xysp		IDX1	Al xb ff	rPO	rPO		
CMPA oprx16,xysp		IDX2	A1 xb ee ff	frPP	frPP		
CMPA [D, xysp]		[D,IDX]	A1 xb	fIfrPf	fIfrfP		
CMPA [oprx16,xysp]		[IDX2]	Al xb ee ff	fIPrPf	fIPrfP		
CMPB #opr8i	(B) – (M)	IMM	C1 ii	P	P		ΔΔΔΔ
CMPB opr8a	Compare Accumulator B with Memory	DIR	D1 dd	rPf	rfP		
CMPB opr16a CMPB oprx0_xysp		EXT IDX	F1 hh ll E1 xb	rPO rPf	rOP rfP		
CMPB oprx9,xysp		IDX1	E1 xb ff	rPO	rPO		
CMPB oprx16,xysp		IDX1	E1 xb ee ff	frPP	frPP		
CMPB [D, xysp]		[D,IDX]	E1 xb	fIfrPf	fIfrfP		
CMPB [oprx16,xysp]		[IDX2]	El xb ee ff	fIPrPf	fIPrfP		
COM opr16a	(A) M ( / / AFF (A) M	EXT	71 hh 11	rPwO	rOPw		ΔΔ01
COM oprx0_xysp	(M) ⇒ M equivalent to \$FF - (M) ⇒ M	IDX	61 xb	rPw	rPw		
COM oprx9,xysp	1's Complement Memory Location	IDX1	61 xb ff	rPwO	rPOw		
COM oprx16,xysp		IDX2	61 xb ee ff	frPwP	frPPw		
COM [D,xysp]		[D,IDX]	61 xb	fIfrPw	fIfrPw		
COM [oprx16,xysp]	$(\overline{A}) \Rightarrow A$ Complement Accumulator A	[IDX2]	61 xb ee ff	fIPrPw	fIPrPw		
COMA	12	INH	41	0	0		
COMB	(B) $\Rightarrow$ B Complement Accumulator B	INH	51	0	0		
CPD #opr16i	(A:B) – (M:M+1)	IMM	8C jj kk	PO	OP		$\Delta  \Delta  \Delta  \Delta$
CPD opr8a	Compare D to Memory (16-Bit)	DIR	9C dd	RPf	RfP		
CPD opr16a		EXT	BC hh ll	RPO	ROP		
CPD oprx0_xysp		IDX	AC xb	RPf	RfP		
CPD oprx9,xysp		IDX1	AC xb ff	RPO	RPO		
CPD oprx16,xysp CPD [D,xysp]		IDX2 [D,IDX]	AC xb ee ff AC xb	fRPP fIfRPf	fRPP fIfRfP		
CPD [oprx16,xysp]		[IDX2]	AC xb ee ff	fIPRPf	fIPRfP		
	(CD) (MAM 1)						
CPS #opr16i	(SP) – (M:M+1)	IMM	8F jj kk 9F dd	PO RPf	OP RfP		ΔΔΔΔ
CPS opr8a CPS opr16a	Compare SP to Memory (16-Bit)	DIR EXT	BF hh 11	RPO	ROP		
CPS oprx0_xysp		IDX	AF xb	RPf	RfP		
CPS oprx9,xysp		IDX1	AF xb ff	RPO	RPO		
CPS oprx16,xysp		IDX2	AF xb ee ff	fRPP	fRPP		
CPS [D,xysp]		[D,IDX]	AF xb	fIfRPf	fIfRfP		
CPS [oprx16,xysp]		[IDX2]	AF xb ee ff	fIPRPf	fIPRfP		
CPX #opr16i	(X) – (M:M+1)	IMM	8E jj kk	PO	OP		ΔΔΔΔ
CPX opr8a	Compare X to Memory (16-Bit)	DIR	9E dd	RPf	RfP		
CPX opr16a		EXT	BE hh ll	RPO	ROP		
CPX oprx0_xysp		IDX	AE xb	RPf	RfP		
CPX oprx9,xysp		IDX1	AE xb ff	RPO	RPO		
CPX oprx16,xysp		IDX2	AE xb ee ff	fRPP	fRPP		
CPX [D,xysp]		[D,IDX]	AE xb	fIfRPf fIPRPf	fIfRfP		
CPX [oprx16,xysp]		[IDX2]	AE xb ee ff		fIPRfP		
CPY #opr16i	(Y) – (M:M+1)	IMM	8D jj kk	PO	OP		ΔΔΔΔ
CPY opr8a	Compare Y to Memory (16-Bit)	DIR	9D dd	RPf	RfP		
CPY opr16a		EXT	BD hh ll	RPO	ROP		
CPY oprx0_xysp CPY oprx9,xysp		IDX IDX1	AD xb AD xb ff	RPf RPO	RfP RPO		
CPY oprx16,xysp		IDX1	AD xb ii AD xb ee ff	fRPP	fRPP		
CPY [D, xysp]		[D,IDX]	AD xb ee 11	fIfRPf	fIfRfP		
CPY [oprx16,xysp]		[IDX2]	AD xb ee ff	fIPRPf	fIPRfP		
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	OfO	OfO		ΔΔ?Δ
DBEQ abdxys, rel9	(cntr) – 1⇒ cntr	REL	04 lb rr	PPP (branch)	PPP		
DULL ADUNYS, ICIT	$(cnt) - 1 \Rightarrow cnt$ if $(cntr) = 0$ , then Branch	(9-bit)	0.1.10.11	PPO (no branch)	PPP		
	else Continue to next instruction	(, pig)	1	( 2.011011)			
			1				
	Decrement Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP)						
	1		C.	L		1	

# Instruction Set Summary (Sheet 5 of 14)

Source Form	Operation	Addr.	Machine	Access	Detail	SXHI	NZVC
Jource I offin	Орегация	Mode	Coding (hex)	HCS12	HC12	3 7 111	NZVC
DBNE <i>abdxys, rel9</i>	(cntr) – 1 ⇒ cntr  If (cntr) not = 0, then Branch;  else Continue to next instruction  Decrement Counter and Branch if ≠ 0	REL (9-bit)	04 lb rr	PPP (branch) PPO (no branch)	РРР		
	(cntr = A, B, D, X, Y, or SP)						
DEC opr16a DEC oprx0_xysp DEC oprx9_xysp DEC oprx16,xysp DEC [D_xysp] DEC [oprx16,xysp] DEC [oprx16,xysp] DECA DECB	(M) $-$ \$01 $\Rightarrow$ M Decrement Memory Location  (A) $-$ \$01 $\Rightarrow$ A Decrement A (B) $-$ \$01 $\Rightarrow$ B Decrement B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	73 hh 11 63 xb 63 xb ff 63 xb ee ff 63 xb ee ff 63 xb ee ff 43 53	rPwO rPw rPwO frPwP fIfrPw fIPrPw O	rOPw rPw rPow frPPw fIfrPw fIPrPw O		ΔΔΔ-
DES	(SP) – \$0001 ⇒ SP Translates to LEAS –1,SP	IDX	1B 9F	Pf	₽₽ <sup>1</sup>		
DEX	(X) – \$0001 ⇒ X Decrement Index Register X	INH	09	0	0		-Δ
DEY	(Y) – \$0001 ⇒ Y Decrement Index Register Y	INH	03	0	0		-Δ
EDIV	$(Y:D) + (X) \Rightarrow Y$ Remainder $\Rightarrow D$ 32 by 16 Bit $\Rightarrow$ 16 Bit Divide (unsigned)	INH	11	ffffffffff	ffffffffff		ΔΔΔΔ
EDIVS	$(Y:D) \div (X) \Rightarrow Y \text{ Remainder } \Rightarrow D$ 32 by 16 Bit $\Rightarrow$ 16 Bit Divide (signed)	INH	18 14	Offfffffffo	OfffffffffO		ΔΔΔΔ
EMACS opr16a <sup>2</sup>	$\begin{split} &(M_{(X)}:M_{(X+1)})\times (M_{(Y)}:M_{(Y+1)})+(M-M+3)\Rightarrow M-M+3\\ &16\text{ by }16\text{ Bit }\Rightarrow 32\text{ Bit}\\ &Multiply \text{ and Accumulate (signed)} \end{split}$	Special	18 12 hh 11	ORROfffRRfWWP	ORROfffRRfWWP		ΔΔΔΔ
EMAXD oprx0_xysp EMAXD oprx9,xysp EMAXD oprx16,xysp EMAXD [D,xysp] EMAXD [oprx16,xysp]	MAX((D), (M:M+1)) ⇒ D MAX of 2 Unsigned 16-Bit Values  N, Z, V and C status bits reflect result of internal compare ((D) – (M:M+1))	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1A xb 18 1A xb ff 18 1A xb ee ff 18 1A xb 18 1A xb ee ff	ORPf ORPO OfRPP OfIfRPf OfIPRPf	ORfP ORPO OfRPP OfIfRfP OfIPRfP		ΔΔΔΔ
EMAXM oprx0_xysp EMAXM oprx9,xysp EMAXM oprx16,xysp EMAXM [D,xysp] EMAXM [oprx16,xysp]	MAX((D), (M:M+1)) ⇒ M:M+1 MAX of 2 Unsigned 16-Bit Values  N, Z, V and C status bits reflect result of internal compare ((D) – (M:M+1))	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1E xb 18 1E xb ff 18 1E xb ee ff 18 1E xb 18 1E xb	ORPW ORPWO OfRPWP OfIfRPW OfIPRPW	ORPW ORPWO OfRPWP OfIfRPW OfIPRPW		ΔΔΔΔ
EMIND oprx0_xysp EMIND oprx9,xysp EMIND oprx16,xysp EMIND [D,xysp] EMIND [oprx16,xysp]	MIN((D), (M:M+1)) ⇒ D MIN of 2 Unsigned 16-Bit Values  N, Z, V and C status bits reflect result of internal compare ((D) – (M:M+1))	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1B xb 18 1B xb ff 18 1B xb ee ff 18 1B xb 18 1B xb	ORPf ORPO OfRPP OfIfRPf OfIPRPf	ORfP ORPO OfRPP OfIfRfP OfIPRfP		ΔΔΔΔ
EMINM oprx0_xysp EMINM oprx9,xysp EMINM oprx16,xysp EMINM [D,xysp] EMINM [oprx16,xysp]	MIN((D), (M:M+1)) ⇒ M:M+1 MIN of 2 Unsigned 16-Bit Values  N, Z, V and C status bits reflect result of internal compare ((D) – (M:M+1))	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1F xb 18 1F xb ff 18 1F xb ee ff 18 1F xb 18 1F xb	ORPW ORPWO OfRPWP OfIfRPW OfIPRPW	ORPW ORPWO OfRPWP OfIfRPW OfIPRPW		ΔΔΔΔ
EMUL	$(D) \times (Y) \Rightarrow Y:D$ 16 by 16 Bit Multiply (unsigned)	INH	13	ffO	ffO		ΔΔ-Δ
EMULS	$ (D) \times (Y) \Rightarrow Y:D $ 16 by 16 Bit Multiply (signed)	INH	18 13	Of O (if followed by page Off O	ofo ge 2 instruction) ofo		ΔΔ-Δ
EORA #opr8i EORA opr8a EORA opr16a EORA oprx0_xysp EORA oprx9,xysp EORA oprx16,xysp EORA [D,xysp] EORA [oprx16,xysp]	(A) ⊕ (M) ⇒ A Exclusive-OR A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	88 ii 98 dd B8 hh 11 A8 xb A8 xb ff A8 xb ee ff A8 xb ee ff	P rPf rPO rPf rPO frp firpp fifrpf fiprpf	p rfP rOP rfP rPO frPP fIfrfP		ΔΔ0-

- 1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.
  2. opr16a is an extended address specification. Both X and Y point to source operands.

# **Instruction Set Summary (Sheet 6 of 14)**

Source Form	Operation	Addr.	Machine	Access Detail	SXH	NZVC
Source Form	Operation	Mode	Coding (hex)	HCS12	IC12	NZVC
EORB #opr8i	$(B) \oplus (M) \Rightarrow B$	IMM	C8 ii	P	P	ΔΔ0-
EORB opr8a	Exclusive-OR B with Memory	DIR	D8 dd	rPf	rfP	
EORB opr16a		EXT	F8 hh 11	rPO	rOP	
EORB oprx0_xysp		IDX	E8 xb	rPf	rfP	
EORB oprx9,xysp		IDX1	E8 xb ff	rPO	rPO	
EORB oprx16,xysp		IDX2	E8 xb ee ff		rPP	
EORB [D,xysp]		[D,IDX]	E8 xb		rfP	
EORB [oprx16,xysp]		[IDX2]	E8 xb ee ff		rfP	
ETBL oprx0_xysp	$(M:M+1)+[(B)\times((M+2:M+3)-(M:M+1))] \Rightarrow D$ 16-Bit Table Lookup and Interpolate	IDX	18 3F xb	ORREFFFF ORREFFF	fp	$\Delta \Delta - \Delta$ ?
	Initialize B, and index before ETBL.					undefined
	<ea> points at first table entry (M:M+1)</ea>				in	HC12
	and B is fractional part of lookup value					Ī
	and B is mactional part of lookup value					
	(no indirect addr. modes or extensions allowed)					
EXG abcdxys, abcdxys	$(r1) \Leftrightarrow (r2)$ (if r1 and r2 same size) or	INH	B7 eb	P	P	
	$00:(r1) \Rightarrow r2$ (if $r1=8$ -bit; $r2=16$ -bit) or $(r1_{low}) \Leftrightarrow (r2)$ (if $r1=16$ -bit; $r2=8$ -bit)					
	r1 and r2 may be A, B, CCR, D, X, Y, or SP					
FDIV	$(D) \div (X) \Rightarrow X$ ; Remainder $\Rightarrow D$	INH	18 11	Offfffffff Offffffff	ff0	- Δ Δ Δ
	16 by 16 Bit Fractional Divide					
IBEQ abdxys, rel9	(cntr) + 1⇒ cntr	REL	04 lb rr	PPP (branch)	PPP	
	If (cntr) = 0, then Branch	(9-bit)		PPO (no branch)		
	else Continue to next instruction	, ,		, ,		
	Increment Counter and Branch if = 0					
	(cntr = A, B, D, X, Y, or SP)					
IBNE abdxys, rel9	(cntr) + 1⇒ cntr	REL	04 lb rr	PPP (branch)	PPP	
	if (cntr) not = 0, then Branch;	(9-bit)		PPO (no branch)		
	else Continue to next instruction					
	Increment Counter and Branch if ≠ 0					
	(cntr = A, B, D, X, Y, or SP)					
IDIV	(D) $\div$ (X) $\Rightarrow$ X; Remainder $\Rightarrow$ D	INH	18 10	Offfffffff Offfffff	ff0	$-\Delta 0 \Delta$
	16 by 16 Bit Integer Divide (unsigned)					
IDIVS	(D) $\div$ (X) $\Rightarrow$ X; Remainder $\Rightarrow$ D	INH	18 15	Offfffffff Offfffff	ff0	ΔΔΔΔ
	16 by 16 Bit Integer Divide (signed)					
INC opr16a	(M) + \$01 ⇒ M	EXT	72 hh 11	rPwO n	OPw	ΔΔΔ-
INC oprx0_xysp	Increment Memory Byte	IDX	62 xb	rPw	rPw	
INC oprx9,xysp	, , , , , , , , , , , , , , , , , , ,	IDX1	62 xb ff	rPwO	POw	
INC oprx16,xysp		IDX2	62 xb ee ff	frPwP fr	PPw	
INC [D,xysp]		[D,IDX]	62 xb	fIfrPw fIf	rPw	
INC [oprx16,xysp]		[IDX2]	62 xb ee ff	fIPrPw fIF	rPw	
INCA	(A) + $\$01 \Rightarrow A$ Increment Acc. A	INH	42	0	0	
INCB	(B) + $\$01 \Rightarrow B$ Increment Acc. B	INH	52	0	0	
INS	(SP) + \$0001 ⇒ SP Translates to LEAS 1,SP	IDX	1B 81	Pf	PP <sup>1</sup>	
INX	(X) + \$0001 ⇒ X	INH	00	0	0	Α.
IIVA	Increment Index Register X	IINH	08	0	0	- Δ
	g .					
INY	(Y) + \$0001 ⇒ Y Increment Index Register Y	INH	02	0	0	- Δ
IMD onr16a	Routine address ⇒ PC	EVT	06 hh 11	PPP	PPP	
JMP opr16a JMP oprx0_xysp	roudine address ⇒ PC	EXT IDX	05 xb	PPP	PPP PPP	
	lump	IDX IDX1	05 xb ff	PPP	PPP	
JMP oprx9,xysp JMP oprx16,xysp	Jump	IDX1	05 xb ff 05 xb ee ff		PPP	
JMP [D,xysp]		[D,IDX]	05 xb ee 11		PPP	
JMP [ <i>oprx16,xysp</i> ]		[IDX2]	05 xb 05 xb ee ff		PPP	
σινιι [υμιλτυ,λγομ]		[IDA2]	no you ee II	LIIPPP III	EEE	

Note 1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

# Instruction Set Summary (Sheet 7 of 14)

C 5	2 "	Addr.	Machine	Acces	s Detail	C V III	NZVC
Source Form	Operation	Mode	Coding (hex)	HCS12	HC12	SXHI	NZVC
JSR opr8a	(SP) – 2 ⇒ SP;	DIR	17 dd	SPPP	PPPS		
JSR opr16a	$RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)}$	EXT	16 hh 11	SPPP	PPPS		
JSR oprx0_xysp	Subroutine address ⇒ PC	IDX	15 xb	PPPS	PPPS		
JSR oprx9,xysp JSR oprx16,xysp	Jump to Subroutine	IDX1 IDX2	15 xb ff 15 xb ee ff	PPPS fPPPS	PPPS fPPPS		
JSR [D,xysp]	Jump to Subroutine	[D,IDX]	15 xb ee 11	fIfPPPS	fIfPPPS		
JSR [oprx16,xysp]		[IDX2]	15 xb ee ff	fIfPPPS	fIfPPPS		
LBCC rel16	Long Branch if Carry Clear (if C = 0)	REL	18 24 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBCS rel16	Long Branch if Carry Set (if C = 1)	REL	18 25 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBEQ rel16	Long Branch if Equal (if Z = 1)	REL	18 27 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBGE rel16	Long Branch Greater Than or Equal (if $N \oplus V = 0$ ) (signed)	REL	18 2C qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBGT rel16	Long Branch if Greater Than (if $Z + (N \oplus V) = 0$ ) (signed)	REL	18 2E qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBHI rel16	Long Branch if Higher (if $C + Z = 0$ ) (unsigned)	REL	18 22 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBHS rel16	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLE rel16	Long Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$ ) (signed)	REL	18 2F qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLO rel16	Long Branch if Lower (if C = 1) (unsigned) same function as LBCS	REL	18 25 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLS rel16	Long Branch if Lower or Same (if $C + Z = 1$ ) (unsigned)	REL	18 23 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLT rel16	Long Branch if Less Than (if $N \oplus V = 1$ ) (signed)	REL	18 2D qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBMI rel16	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBNE rel16	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBPL rel16	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBRA rel16	Long Branch Always (if 1=1)	REL	18 20 qq rr	OPPP	OPPP		
LBRN rel16	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	OPO	OPO		
LBVC rel16	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 gg rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBVS rel16	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LDAA #opr8i	(M) ⇒ A	IMM	86 ii	P	P		ΔΔ0-
LDAA opr8a	Load Accumulator A	DIR	96 dd	rPf	rfP		
LDAA opr16a		EXT	B6 hh 11	rPO	rOP		
LDAA oprx0_xysp		IDX	A6 xb A6 xb ff	rPf rPO	rfP rPO		
LDAA <i>oprx9,xysp</i> LDAA <i>oprx16,xysp</i>		IDX1 IDX2	A6 xb ii A6 xb ee ff	frPP	frPP		
LDAA [D,xysp]		[D,IDX]	A6 xb	fIfrPf	fIfrfP		
LDAA [oprx16,xysp]		[IDX2]	A6 xb ee ff	fIPrPf	fIPrfP		
LDAB #opr8i	$(M) \Rightarrow B$	IMM	C6 ii	P	P		ΔΔ0-
LDAB opr8a	Load Accumulator B	DIR	D6 dd	rPf	rfP		
LDAB opr16a LDAB oprx0_xysp		EXT IDX	F6 hh ll E6 xb	rPO rPf	rOP rfP		
LDAB oprx9,xysp		IDX IDX1	E6 xb ff	rPO	rPO		
LDAB oprx16,xysp		IDX2	E6 xb ee ff	frPP	frPP		
LDAB [D,xysp]		[D,IDX]	E6 xb	fIfrPf	fIfrfP		
LDAB [oprx16,xysp]		[IDX2]	E6 xb ee ff	fIPrPf	fIPrfP		
LDD #opr16i	$(M:M+1) \Rightarrow A:B$	IMM	CC jj kk	PO	OP		ΔΔ0-
LDD opr8a LDD opr16a	Load Double Accumulator D (A:B)	DIR	DC dd FC hh ll	RPf RPO	RfP		
LDD oprroa LDD oprx0_xysp		EXT IDX	FC nn II	RPf	ROP RfP		
LDD oprx9,xysp		IDX1	EC xb EC xb ff	RPO	RPO		
LDD oprx16,xysp		IDX2	EC xb ee ff	fRPP	fRPP		
LDD [D,xysp]		[D,IDX]	EC xb	fIfRPf	fIfRfP		
LDD [oprx16,xysp]		[IDX2]	EC xb ee ff	fIPRPf	fIPRfP		

Note 1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

# **Instruction Set Summary (Sheet 8 of 14)**

Cour	Or1:	Addr.	Machine	Access De	etail	CVIII	NZVA
Source Form	Operation	Mode	Coding (hex)	HCS12	HC12	SXHI	NZVC
LDS #opr16i	(M:M+1) ⇒ SP	IMM	CF jj kk	PO	OP		ΔΔ0-
LDS opr8a	Load Stack Pointer	DIR	DF dd	RPf	RfP		
LDS opr16a		EXT	FF hh ll	RPO	ROP		
LDS oprx0_xysp LDS oprx9,xysp		IDX IDX1	EF xb EF xb ff	RPf RPO	RfP RPO		
LDS oprx16,xysp		IDX1	EF xb ii	fRPP	fRPP		
LDS [D,xysp]		[D,IDX]	EF xb	fIfRPf	fIfRfP		
LDS [oprx16,xysp]		[IDX2]	EF xb ee ff	fIPRPf	fIPRfP		
LDX #opr16i	(M:M+1) ⇒ X	IMM	CE jj kk	PO	OP		ΔΔ0-
LDX opr8a	Load Index Register X	DIR	DE dd	RPf	RfP		
LDX opr16a LDX oprx0_xysp		EXT IDX	FE hh ll EE xb	RPO RPf	ROP RfP		
LDX oprx9,xysp		IDX IDX1	EE xb ff	RPO	RPO		
LDX oprx16,xysp		IDX1	EE xb ee ff	fRPP	fRPP		
LDX [D,xysp]		[D,IDX]	EE xb	fIfRPf	fIfRfP		
LDX [oprx16,xysp]		[IDX2]	EE xb ee ff	fIPRPf	fIPRfP		
LDY #opr16i	$(M:M+1) \Rightarrow Y$	IMM	CD jj kk	PO	OP		ΔΔ0-
LDY opr8a LDY opr16a	Load Index Register Y	DIR EXT	DD dd FD hh 11	RPf RPO	RfP ROP		
LDY oprx0_xysp		IDX	ED xb	RPf	RfP		
LDY oprx9,xysp		IDX1	ED xb ff	RPO	RPO		
LDY oprx16,xysp		IDX2	ED xb ee ff	fRPP	fRPP		
LDY [D,xysp]		[D,IDX]	ED xb	fIfRPf	fIfRfP		
LDY [oprx16,xysp]		[IDX2]	ED xb ee ff	fIPRPf	fIPRfP		
LEAS oprx0_xysp	Effective Address ⇒ SP	IDX	1B xb	Pf	PP <sup>1</sup>		
LEAS oprx9,xysp LEAS oprx16,xysp	Load Effective Address into SP	IDX1 IDX2	1B xb ff 1B xb ee ff	PO PP	PO PP		
LEAX oprx0_xysp	Effective Address ⇒ X	IDX	1A xb	Pf	PP <sup>1</sup>		
LEAX oprx9,xysp	Load Effective Address into X	IDX1	1A xb ff	PO	PO		
LEAX oprx16,xysp		IDX2	1A xb ee ff	PP	PP		
LEAY oprx0_xysp	Effective Address $\Rightarrow$ Y	IDX	19 xb	Pf	$PP^1$		
LEAY oprx9,xysp	Load Effective Address into Y	IDX1	19 xb ff	PO	PO		
LEAY oprx16,xysp		IDX2	19 xb ee ff	PP	PP		
LSL opr16a	<b>—</b>	EXT	78 hh 11	rPwO	rOPw		ΔΔΔΔ
LSL oprx0_xysp LSL oprx9,xysp	C b7 b0	IDX IDX1	68 xb 68 xb ff	rPw rPwO	rPw rPOw		
LSL oprx16,xysp	C b7 b0 Logical Shift Left	IDX1	68 xb ee ff	frPPw	frPPw		
LSL [D,xysp]	same function as ASL	[D,IDX]	68 xb	fIfrPw	fIfrPw		
LSL [oprx16,xysp]		[IDX2]	68 xb ee ff	fIPrPw	fIPrPw		
LSLA	Logical Shift Accumulator A to Left	INH	48	0	0		
LSLB	Logical Shift Accumulator B to Left	INH	58	0	0		
LSLD		INH	59	0	0		ΔΔΔΔ
	C b7 A b0 b7 B b0						
	Logical Shift Left D Accumulator						
	same function as ASLD						
LSR opr16a		EXT	74 hh 11	rPwO	rOPw		0 Δ Δ Δ
LSR oprx0_xysp	0 -	IDX	64 xb	rPw	rPw		
LSR oprx4,xysp	b7 b0 C Logical Shift Right	IDX1	64 xb ff 64 xb ee ff	rPwO frPwP	rPOw frPPw		
LSR oprx16,xysp LSR [D,xysp]	Lugical Still Right	IDX2 [D,IDX]	64 xb ee II	fIfrPw	fIfrPw		
LSR [oprx16,xysp]		[IDX2]	64 xb ee ff	fIPrPw	fIPrPw		
LSRA	Logical Shift Accumulator A to Right	INH	44	0	0		
LSRB	Logical Shift Accumulator B to Right	INH	54	0	0		
LSRD		INH	49	0	0		0 Δ Δ Δ
	0	1					
	Logical Shift Right D Accumulator						
MAXA oprx0_xysp	$MAX((A), (M)) \Rightarrow A$	IDX	18 18 xb	OrPf	OrfP		ΔΔΔΔ
MAXA oprx9,xysp	MAX of 2 Unsigned 8-Bit Values	IDX1	18 18 xb ff	OrPO	OrPO		
MAXA oprx16,xysp	N 7 V and Codebus bits and 1 11 C	IDX2	18 18 xb ee ff	OfrPP	OfrPP		
MAXA [D, xysp] MAXA [oprx16,xysp]	N, Z, V and C status bits reflect result of internal compare ((A) – (M)).	[D,IDX] [IDX2]	18 18 xb 18 18 xb ee ff	OfIfrPf OfIPrPf	OfIfrfP OfIPrfP		
mi mr [opinio,nysp]	internal compare ((r) (ivi)).	[iD/\Z]	1.0 10 VD 66 11	OTTLTLT	OLIFILE	l	

Note 1. Due to internal CPU requirements, the program word fetch is performed twice to the same address during this instruction.

# Instruction Set Summary (Sheet 9 of 14)

	<del> </del>			1 1	Datail		i 1
Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access HCS12	HC12	SXHI	NZVC
MAXM oprx0_xysp MAXM oprx9.xysp MAXM oprx16,xysp MAXM [D.xysp] MAXM [oprx16,xysp]	MAX((A), (M)) ⇒ M MAX of 2 Unsigned 8-Bit Values  N, Z, V and C status bits reflect result of internal compare ((A) – (M)).	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1C xb 18 1C xb ff 18 1C xb ee ff 18 1C xb ee ff 18 1C xb	OrPW OrPwO OfrPwP OfIfrPw OfIPrPw	OrPw OrPwO OfrPwP OfIfrPw OfIPrPw		ΔΔΔΔ
MEM	$\begin{array}{l} \mu \text{ (grade)} \Rightarrow M_{(Y)^{\circ}} \\ (X)+4 \Rightarrow X; \ (Y)+1 \Rightarrow Y; \ A \text{ unchanged} \\ \text{if } (A) < P1 \text{ or } (A) > P2 \text{ then } \mu=0, \text{ else} \\ \mu = \text{MINI}((A)-P1)\times S1, \ (P2-(A))\times S2, \$FF] \\ \text{where:} \end{array}$	Special	01	RRfOw	RR£Ow	?-	????
	A = current crisp input value; X points at 4-byte data structure that describes a trapezoidal membership function (P1, P2, S1, S2); Y points at fuzzy input (RAM location). See <i>CPU12 Reference Manual</i> for special cases.						
MINA oprx0_xysp MINA oprx9,xysp MINA oprx16,xysp MINA [D,xysp] MINA [oprx16,xysp]	MIN((A), (M)) ⇒ A MIN of 2 Unsigned 8-Bit Values  N, Z, V and C status bits reflect result of internal compare ((A) – (M)).	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 19 xb 18 19 xb ff 18 19 xb ee ff 18 19 xb 18 19 xb ee ff	OrPf OrPO OfrPP OfIfrPf OfIPrPf	OrfP OrPO OfrPP OfIfrfP OfIPrfP		ΔΔΔΔ
MINM oprx0_xysp MINM oprx9_xysp MINM oprx16_xysp MINM [D,xysp] MINM [D,xysp]	MIN((A), (M)) ⇒ M MIN of 2 Unsigned 8-Bit Values  N, Z, V and C status bits reflect result of internal compare ((A) – (M)).	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1D xb 18 1D xb ff 18 1D xb ee ff 18 1D xb 18 1D xb ee ff	OrPw OrPwO OfrPwP OfIfrPw OfIPrPw	OrPw OrPwO OfrPwP OfIfrPw OfIPrPw		ΔΔΔΔ
MOVB #opr8, opr16a <sup>1</sup> MOVB #opr8l, oprx0_xysp <sup>1</sup> MOVB opr16a, opr16a <sup>1</sup> MOVB opr16a, oprx0_xysp <sup>1</sup> MOVB opr16a, oprx0_xysp <sup>1</sup> MOVB oprx0_xysp, opr16a <sup>1</sup> MOVB oprx0_xysp, oprx0_xysp <sup>1</sup>	$(M_1) \Rightarrow M_2$ Memory to Memory Byte-Move (8-Bit)	EXT-EXT EXT-IDX IDX-EXT	18 0B ii hh 11 18 08 xb ii 18 0C hh 11 hh 11 18 09 xb hh 11 18 0D xb hh 11 18 0A xb xb	OPWP OPWO OrPWPO OPPPW OrPWP OrPWP	OPwP OPwO OrPwPO OPrPw OrPwP OrPwO		
MOVW #oprx16, opr16a <sup>1</sup> MOVW #opr16i, oprx0_xysp <sup>1</sup> MOVW opr16a, oprx0_xysp <sup>1</sup> MOVW opr16a, oprx0_xysp <sup>1</sup> MOVW oprx0_xysp, opr16a <sup>1</sup> MOVW oprx0_xysp, oprx0_xysp <sup>1</sup>	(M:M+1 <sub>1</sub> ) ⇒ M:M+1 <sub>2</sub> Memory to Memory Word-Move (16-Bit)	EXT-EXT	18 03 jj kk hh 11 18 00 xb jj kk 18 04 hh 11 hh 11 18 01 xb hh 11 18 05 xb hh 11 18 02 xb xb	OPWPO OPPW ORPWPO OPRPW ORPWP ORPWP	OPWPO OPPW ORPWPO OPRPW ORPWP ORPWP		
MUL	(A) × (B) ⇒ A:B 8 by 8 Unsigned Multiply	INH	12	0	ffO		Δ
NEG opr16a NEG oprx0_xysp NEG oprx16,xysp NEG [D,xysp] NEG [oprx16,xysp] NEG [oprx16,xysp] NEGA	$0$ – (M) $\Rightarrow$ M equivalent to $(\overline{M})$ + 1 $\Rightarrow$ M Two's Complement Negate $0$ – (A) $\Rightarrow$ A equivalent to $(\overline{A})$ + 1 $\Rightarrow$ A Negate Accumulator A $0$ – (B) $\Rightarrow$ B equivalent to $(\overline{B})$ + 1 $\Rightarrow$ B Negate Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH	70 hh 11 60 xb 60 xb ff 60 xb ee ff 60 xb ee ff 40 50	rPwO rPw rPwO frPwP fIfrPw fIPrPw O	rOPw rPw rPow frPpw fIfrPw fIPrPw O		ΔΔΔΔ
NOP	No Operation	INH	A7	0	0		
ORAA #opr8i ORAA opr8a ORAA opr16a ORAA oprx0_xysp ORAA oprx9,xysp ORAA oprx16,xysp ORAA [D,xysp] ORAA [oprx16,xysp]	(A) + (M) ⇒ A Logical OR A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8A ii 9A dd BA hh ll AA xb AA xb ff AA xb ee ff AA xb AA xb	P rPf rPo rPf rPo frpp firpp fifrpf fiprpf	p rfP rOP rfP rPO frPP fIfrfP		ΔΔΟ-

Note 1. The first operand in the source code statement specifies the source for the move.

# **Instruction Set Summary (Sheet 10 of 14)**

Source Form	Operation	Addr.	Machine	Access Detail	SXHI	NZVC
Source Form	Operation	Mode	Coding (hex)	HCS12 HC	2 3 7 11	NZVC
ORAB #opr8i	$(B) + (M) \Rightarrow B$	IMM	CA ii	P	P	ΔΔ0-
ORAB opr8a	Logical OR B with Memory	DIR	DA dd	rPf ri		
ORAB opr16a		EXT	FA hh ll	rPO ro		
ORAB oprx0_xysp		IDX	EA xb	rPf ri		
ORAB oprx9,xysp		IDX1	EA xb ff	rPO rI		
ORAB oprx16,xysp		IDX2	EA xb ee ff	frPP frl		
ORAB [D,xysp] ORAB [oprx16,xysp]		[D,IDX]	EA xb EA xb ee ff	fIfrPf fIfri fIPrPf fIPri		
		[IDX2]				
ORCC #opr8i	$(CCR) + M \Rightarrow CCR$ Logical OR CCR with Memory	IMM	14 ii	P	₽ 11 – 11 11	11 11 11 11
PSHA	$(SP) - 1 \Rightarrow SP$ ; $(A) \Rightarrow M_{(SP)}$ Push Accumulator A onto Stack	INH	36	Os (	s	
PSHB	$(SP) - 1 \Rightarrow SP; (B) \Rightarrow M_{(SP)}$ Push Accumulator B onto Stack	INH	37	0s (	s	
PSHC	$(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$ Push CCR onto Stack	INH	39	Os (	s	
PSHD	$(SP) - 2 \Rightarrow SP; (A:B) \Rightarrow M_{(SP)}:M_{(SP+1)}$ Push D Accumulator onto Stack	INH	3B	OS (	S	
PSHX	$(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$ Push Index Register X onto Stack	INH	34	os (	S	
PSHY	$(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$ Push Index Register Y onto Stack	INH	35	OS (	S	
PULA	$(M_{(SP)}) \Rightarrow A; (SP) + 1 \Rightarrow SP$ Pull Accumulator A from Stack	INH	32	uf0 uf	0	
PULB	$(M_{(SP)}) \Rightarrow B$ ; $(SP) + 1 \Rightarrow SP$ Pull Accumulator B from Stack	INH	33	uf0 uf	0	
PULC	$(M_{(SP)}) \Rightarrow CCR; (SP) + 1 \Rightarrow SP$ Pull CCR from Stack	INH	38	uf0 uf	ο Δ Ψ Δ Δ	ΔΔΔΔ
PULD	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow A:B; (SP) + 2 \Rightarrow SP$ Pull D from Stack	INH	3A	UfO Uf	0	
PULX	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow X_H:X_L:(SP) + 2 \Rightarrow SP$ Pull Index Register X from Stack	INH	30	UfO Ui	0	
PULY	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow Y_H:Y_L:(SP) + 2 \Rightarrow SP$ Pull Index Register Y from Stack	INH	31	UfO Ui	0	
REV	MIN-MAX rule evaluation	Special	18 3A	Orf(t,tx)O Orf(t,tx)	0?-	??∆?
	Find smallest rule input (MIN). Store to rule outputs unless fuzzy output is already larger	·		(exit + re-entry replaces comma above if interrupted)		
	(MAX).			ff + Orf(t, ff + Orf(t	,	
	For rule weights see REVW.					
	Each rule input is an 8-bit offset from the base address in Y. Each rule output is an 8-bit offset from the base address in Y. \$FE separates rule inputs from rule outputs. \$FF terminates the rule list.					
	REV may be interrupted.					
REVW	MIN-MAX rule evaluation Find smallest rule input (MIN), Store to rule outputs unless fuzzy output is already larger	Special	18 3B	ORf(t,Tx)O ORf(t,Tx)  (loop to read weight if enabled)		??ΔΙ
	(MAX).			(r,RfRf) (r,RfRf) (exit + re-entry replaces comma	)	
	Rule weights supported, optional.			above if interrupted)		
	Each rule input is the 16-bit address of a fuzzy input. Each rule output is the 16-bit address of a fuzzy output. The value \$FFFE separates rule inputs from rule outputs. \$FFFF terminates the rule list.			ffff + ORf(t, fff + ORf(t	7	
	REVW may be interrupted.					

# **Instruction Set Summary (Sheet 11 of 14)**

		Addr.	Machine	Access	Detail		
Source Form	Operation	Mode	Coding (hex)	HCS12	HC12	SXHI	NZVC
ROL opr16a		EXT	75 hh 11	rPwO	rOPw		ΔΔΔΔ
ROL oprx0_xysp		IDX	65 xb	rPw	rPw		
ROL oprx9,xysp	C b7 b0	IDX1	65 xb ff	rPwO	rPOw		
ROL oprx16,xysp	Rotate Memory Left through Carry	IDX2	65 xb ee ff	frPwP	frPPw		
ROL [D,xysp]		[D,IDX]	65 xb	fIfrPw	fIfrPw		
ROL [oprx16,xysp]		[IDX2]	65 xb ee ff	fIPrPw	fIPrPw		
ROLA	Rotate A Left through Carry	INH	45	0	0		
ROLB	Rotate B Left through Carry	INH	55	0	0		
ROR opr16a		EXT	76 hh 11	rPwO	rOPw		$\Delta \ \Delta \ \Delta \ \Delta$
ROR oprx0_xysp		IDX	66 xb	rPw	rPw		
ROR oprx9,xysp	b7 b0 C	IDX1	66 xb ff	rPwO	rPOw		
ROR oprx16,xysp	Rotate Memory Right through Carry	IDX2	66 xb ee ff	frPwP	frPPw		
ROR [D, xysp]		[D,IDX]	66 xb	fIfrPw	fIfrPw		
ROR [oprx16,xysp]		[IDX2]	66 xb ee ff	fIPrPw	fIPrPw		
RORA	Rotate A Right through Carry	INH	46	0	0		
RORB	Rotate B Right through Carry	INH	56	0	0		
RTC	$(M_{(SP)}) \Rightarrow PPAGE; (SP) + 1 \Rightarrow SP;$	INH	0A	uUnfPPP	uUnPPP		
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L;$						
	$(SP) + 2 \Rightarrow SP$						
	Return from Call						
RTI	$(M_{(SP)}) \Rightarrow CCR; (SP) + 1 \Rightarrow SP$	INH	0B	uUUUUPPP	uUUUUPPP	$\Delta \downarrow \Delta \Delta$	$\Delta$ $\Delta$ $\Delta$ $\Delta$
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow B:A: (SP) + 2 \Rightarrow SP$			(with interru	pt pending)		
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow X_H:X_L:(SP)+4 \Rightarrow SP$			uUUUUVfPPP	uUUUUfVfPPP		
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L; (SP) - 2 \Rightarrow SP$			accountiii	doooolviiii		
	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow Y_{H}:Y_{L}: (SP) + 4 \Rightarrow SP$ Return from Interrupt						
DTC		INILI	375	HEDDD	HEDDD		
RTS	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_H:PC_L;$ $(SP) + 2 \Rightarrow SP$	INH	3D	UfPPP	UfPPP		
	Return from Subroutine						
CDA		18111					
SBA	$(A) - (B) \Rightarrow A$	INH	18 16	00	00		ΔΔΔΔ
	Subtract B from A						
SBCA # opr8i	$(A) - (M) - C \Rightarrow A$	IMM	82 ii	P	P		ΔΔΔΔ
SBCA opr8a	Subtract with Borrow from A	DIR	92 dd	rPf	rfP		
SBCA opr16a		EXT	B2 hh 11	rPO	rOP		
SBCA oprx0_xysp		IDX	A2 xb	rPf	rfP		
SBCA oprx9,xysp		IDX1	A2 xb ff	rPO	rPO		
SBCA oprx16,xysp		IDX2	A2 xb ee ff	frPP	frPP		
SBCA [D,xysp]		[D,IDX]	A2 xb	fIfrPf	fIfrfP		
SBCA [oprx16,xysp]		[IDX2]	A2 xb ee ff	fIPrPf	fIPrfP		
SBCB #opr8i	$(B) - (M) - C \Rightarrow B$	IMM	C2 ii	P	P		$\Delta \ \Delta \ \Delta \ \Delta$
SBCB opr8a	Subtract with Borrow from B	DIR	D2 dd	rPf	rfP		
SBCB opr16a		EXT	F2 hh 11	rPO	rOP		
SBCB oprx0_xysp		IDX	E2 xb	rPf	rfP		
SBCB oprx9,xysp		IDX1	E2 xb ff	rPO	rPO		
SBCB oprx16,xysp		IDX2	E2 xb ee ff	frPP	frPP		
SBCB [D, xysp]		[D,IDX]	E2 xb	fIfrPf	fIfrfP		
SBCB [oprx16,xysp]		[IDX2]	E2 xb ee ff	fIPrPf	fIPrfP		
SEC	$1 \Rightarrow C$	IMM	14 01	P	P		1
	Translates to ORCC #\$01						
SEI	1 ⇒ I; (inhibit I interrupts)	IMM	14 10	P	P	1	
	Translates to ORCC #\$10						
SEV	1 ⇒ V	IMM	14 02	P	P		1-
	Translates to ORCC #\$02						
SEX abc,dxys	$00:(r1) \Rightarrow r2 \text{ if } r1, \text{ bit 7 is 0 } or$	INH	B7 eb	P	P		
52. abo,anyo	$FF:(r1) \Rightarrow r2 \text{ if } r1, \text{ bit } 7 \text{ is } 1$	11411		-	F		
	Sign Extend 8-bit r1 to 16-bit r2						
	r1 may be A, B, or CCR					1	
	r2 may be D, X, Y, or SP						
			1	1		Ī	1
	Alternate mnemonic for TFR r1, r2						

# **Instruction Set Summary (Sheet 12 of 14)**

				Access Dateil		1
Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail	SXHI	NZVC
			<b>9</b> · ·	HCS12 HC		
STAA opr8a	(A) ⇒ M Store Accumulator A to Memory	DIR EXT	5A dd 7A hh ll		w	ΔΔ0-
STAA opr16a STAA oprx0_xysp	Store Accumulator A to Memory	IDX	6A xb		w	
STAA oprx9,xysp		IDX1	6A xb ff	PwO Pv		
STAA oprx16,xysp		IDX2	6A xb ee ff	PwP Pv	P	
STAA [D,xysp]		[D,IDX]	6A xb	PIfw PIfF		
STAA [oprx16,xysp]		[IDX2]	6A xb ee ff	PIPW PIPI	W	
STAB opr8a	$(B) \Rightarrow M$	DIR	5B dd		w	ΔΔ0-
STAB opr16a STAB oprx0_xysp	Store Accumulator B to Memory	EXT IDX	7B hh ll 6B xb	PwO wG	w w	
STAB oprx9,xysp		IDX1	6B xb ff	PwO Pv		
STAB oprx16,xysp		IDX2	6B xb ee ff	PwP Pv		
STAB [D,xysp]		[D,IDX]	6B xb	PIfw PIfI	w	
STAB [oprx16,xysp]		[IDX2]	6B xb ee ff	PIPW	w	
STD opr8a	$(A) \Rightarrow M, (B) \Rightarrow M+1$	DIR	5C dd		W	ΔΔ0-
STD opr16a	Store Double Accumulator	EXT	7C hh 11	PWO WO		
STD oprx0_xysp STD oprx9,xysp		IDX IDX1	6C xb 6C xb ff	PW I PWO PV	W	
STD oprx16,xysp		IDX1	6C xb ee ff	PWP PV		
STD [D,xysp]		[D,IDX]	6C xb	PIfW PIfI		
STD [oprx16,xysp]		[IDX2]	6C xb ee ff	PIPW PIPE	W	
STOP	$(SP) - 2 \Rightarrow SP;$	INH	18 3E	(entering STOP)		
	$RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)}$			OOSSSSsf OOSSSfS	s	
	$(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$			(exiting STOP)		
	$(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)};$			fVfPPP fVfPI	n.	
	$(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)};$				-	
	STOP All Clocks			(continue)		
	Desirtes stadied to allow suither and the site of the same of the			ff	0	
	Registers stacked to allow quicker recovery by interrupt.			(if STOP disabled)		
	If S control bit = 1, the STOP instruction is disabled and acts			, ,		
	like a two-cycle NOP.			00	0	
STS opr8a	$(SP_H:SP_L) \Rightarrow M:M+1$	DIR	5F dd	PW	W	ΔΔ0-
STS opr16a	Store Stack Pointer	EXT	7F hh 11	PWO WO		
STS oprx0_xysp		IDX IDX1	6F xb 6F xb ff	PW I PWO PV	W	
STS oprx9,xysp STS oprx16,xysp		IDX1	6F xb ee ff	PWP PV		
STS [D,xysp]		[D,IDX]	6F xb	PIFW PIFE		
STS [oprx16,xysp]		[IDX2]	6F xb ee ff	PIPW PIPH	W	
STX opr8a	$(X_H:X_1) \Rightarrow M:M+1$	DIR	5E dd	PW	w	ΔΔ0-
STX opr16a	Store Index Register X	EXT	7E hh 11	PWO WG	P	
STX oprx0_xysp		IDX	6E xb		W	
STX oprx9,xysp STX oprx16,xysp		IDX1 IDX2	6E xb ff 6E xb ee ff	PWO PV		
STX (D,xysp)		[D,IDX]	6E xb	PIFW PIFF		
STX [oprx16,xysp]		[IDX2]	6E xb ee ff	PIPW PIPI		
STY opr8a	$(Y_H:Y_1) \Rightarrow M:M+1$	DIR	5D dd	PW I	W	ΔΔ0-
STY opr16a	Store Index Register Y	EXT	7D hh 11	PWO WG		
STY oprx0_xysp		IDX	6D xb		W	
STY oprx9,xysp		IDX1 IDX2	6D xb ff	PWO PV		
STY oprx16,xysp STY [D,xysp]		[D,IDX]	6D xb ee ff 6D xb	PWP PV		
STY [oprx16,xysp]		[IDX2]	6D xb ee ff	PIPW PIPH		
SUBA # opr8i	(A) – (M) ⇒ A	IMM	80 ii	P	P	ΔΔΔΔ
SUBA opr8a	Subtract Memory from Accumulator A	DIR	90 dd	rPf ri		
SUBA opr16a	-	EXT	B0 hh 11	rPO ro		
SUBA oprx0_xysp		IDX	A0 xb	rPf ri		
SUBA oprx9,xysp SUBA oprx16,xysp		IDX1 IDX2	A0 xb ff A0 xb ee ff	rPO rI frPP frI		
SUBA [D, xysp]		[D,IDX]	A0 xb ee 11	fIfrPf fIfri		
SUBA [oprx16,xysp]		[IDX2]	A0 xb ee ff	fIPrPf fIPri		
			I	I		1

# **Instruction Set Summary (Sheet 13 of 14)**

Source Form	Operation	Addr.	Machine	Access	Detail	SXHI	NZVC
Source Form	Operation	Mode	Coding (hex)	HCS12	HC12	SXHI	NZVC
SUBB #opr8i	$(B) - (M) \Rightarrow B$	IMM	C0 ii	P	P		ΔΔΔΔ
SUBB opr8a	Subtract Memory from Accumulator B	DIR	D0 dd	rPf	rfP		
SUBB opr16a		EXT	F0 hh 11	rPO	rOP		
SUBB oprx0_xysp		IDX	E0 xb	rPf	rfP		
SUBB oprx9,xysp		IDX1	E0 xb ff	rPO	rPO		
SUBB oprx16,xysp		IDX2	E0 xb ee ff E0 xb	frPP fIfrPf	frPP		
SUBB [D,xysp] SUBB [oprx16,xysp]		[D,IDX] [IDX2]	E0 xb E0 xb ee ff	fIPrPf	fIfrfP fIPrfP		
	(6) (444.4) 5	٠ ،					
SUBD #opr16i	(D) - (M:M+1) ⇒ D Subtract Manager from D (A:D)	IMM	83 jj kk	PO	OP		ΔΔΔΔ
SUBD opr8a SUBD opr16a	Subtract Memory from D (A:B)	DIR EXT	93 dd B3 hh 11	RPf RPO	RfP ROP		
SUBD oprx0 xysp		IDX	A3 xb	RPf	RfP		
SUBD oprx9,xysp		IDX1	A3 xb ff	RPO	RPO		
SUBD oprx16,xysp		IDX2	A3 xb ee ff	fRPP	fRPP		
SUBD [D,xysp]		[D,IDX]	A3 xb	fIfRPf	fIfRfP		
SUBD [oprx16,xysp]		[IDX2]	A3 xb ee ff	fIPRPf	fIPRfP		
SWI	$(SP) - 2 \Rightarrow SP$ ;	INH	3F	VSPSSPSsP*	VSPSSPSsP*	1	
· · · · · · · · · · · · · · · · · · ·	$RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)};$		31				
	$(SP) - 2 \Rightarrow SP: (Y_H:Y_I) \Rightarrow M_{(SP)}:M_{(SP+1)}$			(for R			
	$(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$			VfPPP	VfPPP	11-1	
	$(SP) - 2 \Rightarrow SP$ ; $(B:A) \Rightarrow M_{(SP)}:M_{(SP+1)}$ ;						
	$(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$						
	$1 \Rightarrow I$ ; (SWI Vector) $\Rightarrow PC$						
	Software Interrupt						
*The CPU also uses the SWI m	crocode sequence for hardware interrupts and unimplemented of	ocode traps	Reset uses the Vfppi	variation of this sequer	nce.	•	•
TAB	$(A) \Rightarrow B$	INH	18 OE	00	00		ΔΔ0-
	Transfer A to B						
TAP	(A) ⇒ CCR Translates to TFR A, CCR	INH	B7 02	P	P	$\Delta \downarrow \Delta \Delta$	ΔΔΔΔ
TD 4							
TBA	(B) ⇒ A Transfer B to A	INH	18 OF	00	00		ΔΔ0-
TDEO 1.1 10		DEI	0.4.33	((1)			
TBEQ abdxys,rel9	If (cntr) = 0, then Branch;	REL (0, bit)	04 lb rr	PPP (branch) PPO (no branch)	PPP		
	else Continue to next instruction	(9-bit)		PPO (no branch)			
	Test Counter and Branch if Zero						
	(cntr = A, B, D, X,Y, or SP)						
TDL apped won	<u>,</u>	IDV	10 201-	ODEEED	OrrffffP		A A A
TBL oprx0_xysp	$(M) + [(B) \times ((M+1) - (M))] \Rightarrow A$ 8-Bit Table Lookup and Interpolate	IDX	18 3D xb	ORfffP	OrrIIIIP		$\Delta \Delta - \Delta$
	6-bit Table Lookup and interpolate						l
	Initialize B, and index before TBL.						indefined
						In H	C12
	<ea> points at first 8-bit table entry (M) and B is fractional part</ea>						
	<ea> points at first 8-bit table entry (M) and B is fractional part of lookup value.</ea>						
	of lookup value.						
TBNE abdxys,rel9	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch;	REL	04 lb rr	PPP (branch)	PPP		
TBNE abdxys,rel9	of lookup value.  (no indirect addressing modes or extensions allowed)	REL (9-bit)	04 lb rr	PPP (branch) PPO (no branch)	PPP		
TBNE abdxys,rel9	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction		04 lb rr		PPP		
TBNE abdxys,rel9	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero		04 lb rr		PPP		
	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero (cntr = A, B, D, X,Y, or SP)	(9-bit)		PPO (no branch)			
TBNE abdxys,rel9  TFR abcdxys,abcdxys	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero (cntr = A, B, D, X,Y, or SP)  (r1) = r2 or		04 lb rr B7 eb		ррр		
	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero (cntr = A, B, D, X,Y, or SP) $(r1) \Rightarrow r2 \text{ or}$ $\$00:(r1) \Rightarrow r2 \text{ or}$	(9-bit)		PPO (no branch)			 or
	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero (cntr = A, B, D, X,Y, or SP)  (r1) = r2 or	(9-bit)		PPO (no branch)			
	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero (cntr = A, B, D, X,Y, or SP)  (r1) $\Rightarrow$ r2 or $\Rightarrow$ s00:(r1) $\Rightarrow$ r2 or $\Rightarrow$ r2 or (r1[7:0]) $\Rightarrow$ r2	(9-bit)		PPO (no branch)			  or \[ \Delta
	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero (cntr = A, B, D, X,Y, or SP)  (r1) ⇒ r2 or \$00:(r1) ⇒ r2 or (r1[7:0]) ⇒ r2  Transfer Register to Register	(9-bit)		PPO (no branch)			
	of lookup value.  (no indirect addressing modes or extensions allowed)  If (cntr) not = 0, then Branch; else Continue to next instruction  Test Counter and Branch if Not Zero (cntr = A, B, D, X,Y, or SP)  (r1) $\Rightarrow$ r2 or $\Rightarrow$ s00:(r1) $\Rightarrow$ r2 or $\Rightarrow$ r2 or (r1[7:0]) $\Rightarrow$ r2	(9-bit)		PPO (no branch)			

# **Instruction Set Summary (Sheet 14 of 14)**

		Addr.	Machine	Access Detail		
Source Form	Operation	Mode	Coding (hex)	HCS12 HC12	SXHI	NZVC
TRAP trapnum	$\begin{split} &(SP) - 2 \Rightarrow SP; \\ &RTM_H:RTM_L \Rightarrow M_{(SP)}:M_{(SP+1)}; \\ &(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)}; \\ &(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)}; \\ &(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)}; \\ &(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}; \\ &1 \Rightarrow I; (TRAP \ Vector) \Rightarrow PC \end{split}$	INH	18 tn tn = \$30-\$39 or \$40-\$FF	OVSPSSPSsP OfVSPSSPSsP	1	
TST opr16a TST oprx0_xysp TST oprx9_xysp TST oprx16,xysp TST [D,xysp] TST [oprx16,xysp] TSTA TSTA TSTB TSX	(M) − 0 Test Memory for Zero or Minus  (A) − 0 Test A for Zero or Minus (B) − 0 Test B for Zero or Minus (SP) ⇒ X	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	F7 hh 11 E7 xb E7 xb ff E7 xb ee ff E7 xb ee ff E7 xb ee ff 97 D7 B7 75	rPO rOP rPf rfp rPO rPO rPO rPO frPD frPP fIfrPf fIfrfp fIPrPf o O O P		ΔΔ00
TSY	Translates to TFR SP,X $(SP) \Rightarrow Y$	INH	B7 76	P P		
TXS	Translates to TFR SP,Y $(X) \Rightarrow SP$ Translates to TFR X,SP	INH	B7 57	P P		
TYS	(Y) ⇒ SP  Translates to TFR Y,SP	INH	B7 67	P P		
WAI	$\begin{split} &(SP)-2\Rightarrow SP;\\ &RTN_H:RTN_L\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP:(Y_H:Y_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP:(X_H:X_L)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP:(B:A)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-1\Rightarrow SP:(CCR)\Rightarrow M_{(SP)};\\ &WAIT for interrupt \end{split}$	INH	3E	OSSSSS OSSSSSSS  (after interrupt)  fVfPPP VfPPP	1	 or   or 
WAV	$B \\ \sum_{i=1}^{B} S_i F_i \Rightarrow \textit{Y:D}  \text{and}  \sum_{i=1}^{B} F_i \Rightarrow X \\ \text{Calculate Sum of Products and Sum of Weights for Weighted Average Calculation} \\ Initialize B, X, and Y before WAV. B specifies number of elements. X points at first element in S_i list. Y points at first element in F_i list. All S_i and F_i elements are 8-bits. If interrupted, six extra bytes of stack used for intermediate values$	Special	18 3C	Of(frr,ffff)O Off(frr,fffff)O (add if interrupt) SSS + UUUrr, SSSf + UUUrr	?-	?Δ??
wavr pseudo- instruction	see WAV  Resume executing an interrupted WAV instruction (recover intermediate results from stack rather than initializing them to zero)	Special	3C	UUUrr,fffff UUUrrffffff (frr,fffff) (frr,fffff) (exit+re-entry replaces comma above if interrupted) SSS + UUUrr, SSSf + UUUrr	?-	?Δ??
XGDX	$ \begin{array}{l} \text{(D)} \Leftrightarrow \text{(X)} \\ \textit{Translates to EXG D, X} \end{array} $	INH	B7 C5	P P		
XGDY	(D) ⇔ (Y) Translates to EXG D, Y	INH	B7 C6	P P		

Table 1. Indexed Addressing Mode Postbyte Encoding (xb)

Г							1		1		1		-			1		-			-			1		T					1		1		-1		7
į	٦ د د	9b const	F1 Ln,SP	9b const	F2 n,SP		F3 In SP1	16b indr	F4	A,SP	F5	B,SP	B offset	F6	D offset	F7	[D,SP]	D indirect	F8	n,PC	ab corisi	F9	9b const	FA	n,PC 16b const	FB	[n,PC]	16b ındr	FC A PC	A offset	FD	B,PC	FF	D,PC	D offset	FF [D,PC] D indirect	5
i	E0	9b const	E1 -n,X	9b const	E2 n,X	16b const	E3 [n X]	16b indr	E4	A,X A offset	E5	B,X	B offset	E6	D,X D offset	E7	[D,X]	D indirect	E8	۲,۲	ab corist	E9 _n Y	9b const	EA	n,Y 16b const	EB	[n,Y]	16b ındr	EC A.Y	A offset	ED	B,Y	FF	 D,Y	D offset	EF [D,Y] Dindirect	2
	الاس _16 PC	5b const	D1 15,PC	5b const	D2 -14,PC	5b const	D3 -13 PC	5b const	D4	-12,PC 5h const	D5	-11,PC	5b const	D6	–10,PC 5b ∞nst	D7	-9,PC	5b const	D8	-8,PC	op wilst	D9 -7 PC	5b const	DA	-6,PC 5b const	DB	-5,PC	5b const	DC -4 PC	5b const	DD	-3,PC	DF	2,PC	5b const	DF -1,PC 5h const	20.00
,		5b const	C1 1,PC	5b const	C2 2,PC	5b const	C3 3 P.C	5b const	C4	4,PC 5h const	C5	5,PC	5b const		6,PC 5b const		7,PC	5b const	83	8,PC	SD COLISI	60 9 P.C	5b const	CA	10,PC 5b const	CB	11,PC	5b const	CC 12.PC	5b const	CD	13,PC	CF CF	14,PC	5b const	CF 15,PC 5h const	
	80 1 SP±			st-ınc	_	t-inc	B3 4 SP+	t-inc		5,SP+		_	t-inc		r,sP+ post-inc		8,SP+				r-aec	B9 7 SP-			6,SP-			t-dec	BC 4 SP-	post-dec	BD	3,SP-	BF 400	SP-	t-dec	BF 1,SP–	
	A0	pre-inc	A1 2,+SP	pre-ınc	A2 3,+SP	pre-inc	A3 4 +SP	pre-inc	A4	5,+SP	A5	6,+SP	pre-inc		7,+3F pre-inc		^	-inc	A8	8,–SP	pre-dec	A9 7 – SP	pre-dec	AA	6,–SP pre-dec	AB	5,-SP	pre-dec	AC 4 –SP	pre-dec	AD	3,-SP	AF	2,-SP	pre-dec	AF 1,-SP pre-dec	225
	90 _16.5P	5b const	91 15,SP	5b const	92 -14,SP	5b const	93 -13.SP	5b const	94	-12,SP	95	-11,SP	5b const	96	5b const	97	-9,SP	5b const	98	-8,SP	SD COLISI	99 -7.SP	5b const	9A	-6,SP	9B	-5,SP	5b const	9C -4 SP	5b const	Д6	-3,SP	9F	2,SP	5b const	9F -1,SP 5h const	20.000
	80	o, 3r 5b const	81 1,SP	5b const	82 2,SP	5b const	83 3.SP	5b const	84	4,SP	85	5,SP	5b const	86	6,SP 5b const	87	7,SP	5b const	88	8,SP	op wilst	89 9.SP	5b const	8A	10,SP 5b const	8B	11,SP	5b const	8C 12.SP	5b const	8D	13,SP	SF COLUM	14,SP	5b const	8F 15,SP 5h const	JD 001.01
	/0 1 \	post-inc	71 2,Y+	post-inc	72 3,Y+	post-inc	73 4 Y +	post-inc	74	5,Y+	75	6,Y+	post-inc	76	/, ۲ + post-inc	77	8,Y+	post-inc	78	8,Y-	post-dec	79 7 Y-	post-dec	7A	6,Y- post-dec	7B	5,Y-	post-dec	7C 4.Y-	post-dec	7D	3,Y-	post des 7F	2,Y-	post-dec	7F 1,Y- nost-dec	2000
	60	r, <del>r</del> r pre-inc	61 2,+Y	pre-inc	62 3,+Y		63 4 +Y	pre-inc	64	5,+Y pre-inc	65	6,+∀	pre-inc	66	/,+Y pre-inc		8,+∀	pre-inc	68	8,–Y	pre-uec	69 7 – Y	pre-dec	6A	6,-Y pre-dec	6B	5,−,	pre-dec	6C 4 –Y	pre-dec	(D)	3,-Y	pro des	2,-Y	pre-dec	6F 1,-Y pre-dec	222
	50 _16.V		51 15,Y	sp const	52 –14,Y	5b const	53 _13.Y	5b const	54	–12,Y 5h const	25	-11,Y	5b const	56	-10, Y 5b const	57	7,6−	5b const	58	-8,Y	SD COUSE	59 –7 Y	5b const	5A	–6,Y 5b const	5B	-5,∀	Sp const	5C -4.Y	5b const	2D	-3,Y 5h const	5F	-2,Y	5b const	5F -1,Y 5h const	100000
:	40 > 0	5b const	41 1,Y	5b const	42 2,Y	0	43 3 Y	_	44	4,Y 5h const	45	5,∀	5b const	46	6, Y 5b const	47	۲,۲	5b const	48	8,Y	ac corrst	49 9 ∀	5b const	4A	10,Y 5b const	4B	11,Y	5b const	4C 12.Y	5b const	4D	13,Y 5h const	4F	.= 14,∀	5b const	4F 15,Y 5h const	100 00
	30 1 X±	post-inc	31 2,X+	post-ınc	32 3,X+		33 4 X+	post-inc	34	5,X+	35	6,X+	post-inc	36	, X+ post-inc	37	8,X+	post-inc	38	-X,8	post-dec	39 7 X-	post-dec	3A	6,X- post-dec	3B	5,X-	post-dec	3C 4 X-	post-dec	3D	3,X-	2F	2,X-	post-dec	3F 1,X-	200 200
	20 1 ± X	pre-inc	21 2,+X	pre-ınc	22 3,+X		23 4 +X	inc	24	5,+X	25		-inc	26	/,+X pre-inc			-inc	28	8,–X	bre-dec		pre-dec		6,-X pre-dec	2B	2,-X	pre-dec	2C 4 – X	pre-dec	2D	3,-X	pro dec	2,-X	pre-dec	2F 1,-X pre-dec	
!	10 _16 X	5b const	11 15,X 	5b const	12 -14,X	5b const	13 -13 X	5b const	14	-12,X 5b const	15	-11,X	5b const	16	5b const	17	X,6-	5b const	18	-8,X	SD COUSE	19 -7 X	5b const	14	-6,X 5b const	18	×, -2,×	5b const	1C _4 ×	5b const	1D	-3,X	1F	-2,X	5b const	1F -1,X Sh const	20 00 00
	00	5b const	10 1, X,	5b const	02 2,X	5b const	03 3 X	5b const		4,X 5h const	05	2,X	5b const	90	6,X 5b const	07	X,7	5b const	80	X,8	oc corrst	х б 60	5b const	0A	10,X 5b const	0B	; X,	5b const	0C	5b const	Q0	13,X 5h const	OF COLOR	1 7 7,4 X,4	5b const	0F 15,X 5h const	5.50

hey to Table 1

postbyte (hex)

BO

#,REG

type

type offset used

**Table 2. Indexed Addressing Mode Summary** 

Postbyte Code (xb)	Operand Syntax	Comments
rr0nnnn	,r n,r –n,r	5-bit constant offset  n = -16 to +15  rr can specify X, Y, SP, or PC
111rr0zs	n,r –n,r	Constant offset (9- or 16-bit signed) z- 0 = 9-bit with sign in LSB of postbyte (s) 1 = 16-bit if z = s = 1, 16-bit offset indexed-indirect (see below) rr can specify X, Y, SP, or PC
rr1pnnnn	n,-r n,+r n,r- n,r+	Auto predecrement, preincrement, postdecrement, or postincrement; $p = pre-(0)$ or post-(1), $n = -8$ to $-1$ , +1 to +8 rr can specify X, Y, or SP (PC not a valid choice)
111rr1aa	A,r B,r D,r	Accumulator offset (unsigned 8-bit or 16-bit) aa - 00 = A 01 = B 10 = D (16-bit) 11 = see accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC
111rr011	[n,r]	16-bit offset indexed-indirect rr can specify X, Y, SP, or PC
111rr111	[D,r]	Accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC

Table 3. Transfer and Exchange Postbyte Encoding

			A COL	D ANGEEDS		,		
_			I KAN	SPERS				
⇔ RS⇒	0	1	2	ဧ	4	5	9	7
0	A ⇒ A	B	$CCR \Rightarrow A$	$TMP3_{L} \Rightarrow A$	$B \mathrel{\mathop{\Rightarrow}} A$	$X_L \Rightarrow A$	$Y_L \Rightarrow A$	SP <sub>L</sub> ⇒ A
1	A ⇒ B	B ↑	CCR ⇒ B	TMP3 <sub>L</sub> ⇒ B	B⇒B	$X_{L}\Rightarrow B$	$Y_{L}\Rightarrow B$	SP <sub>L</sub> ⇒ B
2	A ⇒ CCR	B ⇒ CCR	CCR ⇒ CCR	TMP3 <sub>L</sub> ⇒ CCR	B⇒ccr	X <sub>L</sub> ⇒ CCR	Y <sub>L</sub> ⇒ CCR	SP <sub>L</sub> ⇒ CCR
	sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X ⇒ TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4	sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	$Q \leftrightharpoons Q$	Q ⇔ X	Υ⇒D	SP ⇒ D
D.	sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	X ← Q	X ← X	× ← ≻	SP ⇒ X
9	sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	Y ⇔ EAMT	, ← Q	$\lambda \leftarrow X$	$Y \rightleftharpoons Y$	$SP \Rightarrow Y$
2	sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	dS ⇔ £dMT	D⇒SP	$dS \leftarrow X$	$Y \Rightarrow SP$	SP ⇒ SP
			EXCH,	EXCHANGES				
⇔SW ⇔	80	6	∢	В	၁	۵	ш	ш
0	A ⇔ A	B ⇔ A	CCR ⇔ A	$TMP3_{L} \Rightarrow A$ \$00:A $\Rightarrow$ TMP3	B ⇒ A A ⇒ B	$X_{L} \Rightarrow A$ \$00:A \Rightarrow X	$Y_L \Rightarrow A$ \$00:A \Rightarrow Y	$\begin{array}{c} SP_L \Rightarrow A \\ \$00: A \Rightarrow SP \end{array}$
7	A ⇔ B	B ⊕	CCR ⇔ B	$TMP3_{L} \Rightarrow B$ \$FF:B $\Rightarrow$ TMP3	B ⇒ B \$FF ⇒ A	$X_{L} \Rightarrow B$ \$FF:B \Rightarrow X	$Y_{L} \Rightarrow B$ \$\text{\$FF:B \$\Rightarrow\$ \$\Y\$}	$\begin{array}{c} SP_{L} \Rightarrow B \\ \$FF : B \Rightarrow SP \end{array}$
2	A ⇔ CCR	B ⇔ CCR	CCR ⇔ CCR	TMP3 <sub>L</sub> ⇒ CCR \$FF:CCR ⇒ TMP3	$B \Rightarrow CCR \\ \$FF:CCR \Rightarrow D$	$X_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow$ X	$Y_{L} \Rightarrow CCR$ \$FF:CCR $\Rightarrow Y$	SP <sub>L</sub> ⇒ CCR \$FF:CCR ⇒ SP
ဧ	\$00:A ⇒ TMP2 TMP2 <sub>L</sub> ⇒ A	\$00:B ⇒ TMP2 TMP2 <sub>L</sub> ⇒ B	$$00:CCR \Rightarrow TMP2$ $TMP2_L \Rightarrow CCR$	TMP3⇔TMP2	D ⇔ TMP2	X ⇔ TMP2	Y ⇔ TMP2	SP ⇔ TMP2
4	\$00:A ⇒ D	\$00:B ⇒ D	\$00:CCR ⇒ D B ⇒ CCR	TMP3 ⇔ D	Q⇔Q	Q⇔X	√⇔D	SP ⇔ D
5	$\$00:A \Rightarrow X$ $X_L \Rightarrow A$	$$00:B \Rightarrow X$ $X_L \Rightarrow B$	$$00:CCR \Rightarrow X$ $X_L \Rightarrow CCR$	TMP3 ⇔ X	$D \Leftrightarrow X$	X⇔X	×⇔×	SP ⇔ X
9	$\$00:A\Rightarrow Y$ $Y_L\Rightarrow A$	$$00:B \Rightarrow Y$ $Y_L \Rightarrow B$	$$00:CCR \Rightarrow Y$ $Y_L \Rightarrow CCR$	TMP3 ⇔ Y	$D \Leftrightarrow Y$	X⇔X	$Y \Leftrightarrow Y$	$SP \Leftrightarrow Y$
2	\$00:A ⇒ SP SP <sub>L</sub> ⇒ A	\$00:B ⇒ SP SP <sub>L</sub> ⇒ B	$$00:CCR \Rightarrow SP$ $SP_L \Rightarrow CCR$	dS⇔£dWL	D⇔SP	dS⇔X	Y ⇔ SP	SP ⇔ SP
CONT.								

TMP2 and TMP3 registers are for factory use only.

**Table 4. Loop Primitive Postbyte Encoding (lb)** 

00 A	10 A	20 A	30 A	40 A	50 A	60 A	70 A	80 A	90 A	A0 A	B0 A
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(–)
01 B	11 B	21 B	-	41B	51 B	61B		-	91 B	<i>'</i>	B1 B
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE		IBEQ	IBEQ	IBNE	IBNE
(+)	(–)	(+)	(–)	(+)	(–)	(+)	(–)	(+)	(–)	(+)	(–)
02	12	22	32	42	52	62	72	82	92	A2	B2
_	_	_	_	_	_	_	_	_	_	_	_
03	13	23	33	43	53	63	73	83	93	A3	B3
_	_	_	_	_	_	_	_	_	_	_	_
04 D	14 D	24 D	34 D	44 D	54 D	64 D	74 D	84 D	94 D	A4 D	B4 D
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(–)
05 X			35 X		55 X		75 X		95 X	-	B5 X
DBEQ	DBEQ	DBNE	DBNE	TBEQ		TBNE	TBNE		IBEQ	IBNE	IBNE
(+)	(–)	(+)	(–)	(+)	(–)	(+)	(–)	(+)	(–)	(+)	(–)
	-		36 Y	-			-			-	
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
07 SP	17 SP		-	47 SP	-		77 SP	87 SP		-	B7 SP
DBEQ	DBEQ	DBNE	DBNE					IBEQ			IBNE
(+)	(-)	(+)	(-)	(+)	(–)	(+)	(-)	(+)	(–)	(+)	(–)

### Key to Table 4




Table 5. Branch/Complementary Branch

	Br	anch			Complemen	tary Branch	
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	$Z + (N \oplus V) = 0$	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ⊕ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	$Z + (N \oplus V) = 1$	r>m	BGT	2E	Signed
r <m< td=""><td>BLT</td><td>2D</td><td>N ⊕ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20		Never	BRN	21	Unconditional

For 16-bit offset long branches precede opcode with a \$18 page prebyte.

# **Memory Expansion**

There are three basic memory expansion configurations in the M68HC12 and HCS12 MCU Families.

- Basic 64 Kbyte memory map with no additional expanded memory support
- >5 megabyte expanded memory support with 8-bit PPAGE, DPAGE, and EPAGE registers (MC68HC812A4 only)
- >1 megabyte expanded memory support with 6-bit PPAGE register only — This configuration applies to all currently available HC12 and HCS12 devices with >60 Kbytes of on-chip FLASH memory.

### **Memory precedence**

— Highest —

On-chip registers (usually \$0000 or \$1000)

BDM ROM (only when BDM active)

On-chip RAM

On-chip EEPROM

On-chip program memory (FLASH or ROM)

Expansion windows (on MCUs with expanded memory)

Other external memory

— Lowest —

### CPU sees 64 Kbytes of address space (CPU\_ADDR [15:0])

PPAGE 8-bit register to select 1 of 256 —16 Kbyte program pages or 6-bit register to select 1 of 64 — 16 Kbyte program pages DPAGE 8-bit register to select 1 of 256 — 4 Kbyte data pages EPAGE 8-bit register to select 1 of 256 — 1 Kbyte extra pages

### Extended address is up to 22 bits (EXT\_ADDR [21:0])

Program expansion window works with CALL and RTC instructions to simplify program access to extended memory space. Data and extra expansion windows (when present) use traditional banked expansion memory techniques.

### **Program window**

If CPU ADDR [15:0] = \$8000-BFFF and PWEN = 1

Then EXT\_ADDR [21:0] = PPAGE [7:0]:CPU\_ADDR [13:0]

or EXT\_ADDR [19:0] = PPAGE [5:0]:CPU\_ADDR [13:0]

Program window works with CALL/RTC to automate bank switching.

256 pages (banks) of 16 Kbytes each = 4 megabytes or

64 pages (banks) of 16 Kbytes each = 1 megabyte

### Data window (when present)

If CPU\_ADDR [15:0] = \$7000-7FFF and DWEN = 1

Then EXT\_ADDR [21:0] = 1:1:DPAGE [7:0]:CPU\_ADDR [11:0]

User program controls DPAGE value

### **Extra window (when present)**

If CPU\_ADDR [15:0] = \$0000-03FF and EWDIR = 1

and EWEN = 1

or CPU\_ADDR [15:0] = \$0400-07FF and EWDIR = 0

and EWEN = 1

Then EXT\_ADDR [21:0] = 1:1:1:1:EPAGE [7:0]:CPU\_ADDR

[9:0]

User program controls EPAGE value

### CPU address not in any enabled window

EXT\_ADDR [21:0] = 1:1:1:1:1:1:CPU\_ADDR [15:0] (4 megabyte map)

or (for 1 megabyte map)

If CPU\_ADDR [15:0] = \$0000-3FFF

Then EXT\_ADDR [19:0] = 1:1:1:1:0:1:CPU\_ADDR [13:0]

This causes the FLASH at PPAGE \$3D to also appear as unpaged memory at CPU addresses \$0000–3FFF.

If CPU\_ADDR [15:0] = \$4000-7FFF

Then EXT ADDR [19:0] = 1:1:1:1:1:0:CPU ADDR [13:0]

This causes the FLASH at PPAGE \$3E to also appear as unpaged memory at CPU addresses \$4000–7FFF.

If CPU ADDR [15:0] = \$C000-FFFF

Then EXT\_ADDR [19:0] = 1:1:1:1:1:1:CPU\_ADDR [13:0]

This causes the FLASH at PPAGE \$3F to also appear as unpaged memory at CPU addresses \$C000–FFFF.




Figure 2. Memory Mapping in 1-Megabyte Map




Figure 3. Memory Mapping in 4-Megabyte Map

# Table 6. CPU12 Opcode Map (Sheet 1 of 2)

Name	ANDCC	3RA		40 NEGA	50 NEGB	60 3-6 NEG		80 1 SUBA	90 3 SUBA	A0 3-6 SUBA	B0 3 SUBA	C0 1 SUBB	UBB 3	E0 3-6 SUBB	F0 3 SUBB
Name	RL 21 BRN	2 - 0	= 8	COMA	S1 1 COMB	61 3-6 COM	ε 4 MO	S1 1 CMPA CMPA		ID 2-4 A1 3-6 CMPA	EX 3 B1 3 CMPA	7 - 0	3 8 8	E1 3-6 CMPB	EX 3 F1 3 CMPB
Name	22 BHI	3/1	32 3 PULA	H NCA	52 INCB	NC 3	72 4 1 1 NC 1 3 1 EX 1 3 1	SBCA 1		A2 3-6 SBCA ID 2-4	B2 3 SBCA EX 3	7 - 0	2 3 4	E2 3-6 SBCB ID 2-4	F2 3 SBCB
1	23 3 BLS	3/1	33 3 PULB	DECA	53 1 DECB	JEC 3-	73 4 DEC	83 SUBE		A3 3-6 SUBD	B3 3 SUBD	A .	9	E3 3-6 ADDD	F3 3 ADDD
Harmonian   Harm	24 3 BCC			44 1 LSRA	54 1 LSRB	SR.	LSR 4	84 AND		A4 3-6 ANDA	B4 3 ANDA	C4 1 ANDB	1 ~	E4 3-6 ANDB	F4 3 ANDB
H	RL 25 BCS	3/1	35 2 PSHY	H 45 1 ROLA	IH 1 55 1 ROLB	2-4 3-6 30L	EX 3 75 4 ROL	85 BITA		ID 2-4 A5 3-6 BITA	EX B5 BITA	C5 BITB	~ ~	ID 2-4 E5 3-6 BITB	EX 3 F5 3 BITB
H	RL 26 3	3/1	36 2	H 46 1	1H 1 56 1	3-6	EX 3 76 4	MI 86	DI 2	ID 2-4 A6 3-6	EX B6	© S C C C C C C C C C C C C C C C C C C	01 00	ID 2-4 E6 3-6	EX 3
1	씸		= 2 2 4	Ξ	∓ Z	2-4	EX 3	N M	DI 2	ID 2-4	EX 3	IM 2	Δ.	ID 2-4	EX 33
38         38         48         1         98         1         98         3         68         3         6         9         3         6         8         3         6         9         3         6         9         3         6         9         3         6         8         3         6         9         9         9         9         9         9         9         9         9         9         9         9 </td <td>27 3 BEQ RL</td> <td></td> <td></td> <td>ASRA 1</td> <td>57 1 ASRB IH 1</td> <td>3-6 \SR 2-4</td> <td>77 4 ASR EX 3</td> <td>87 1 CLRA IH 1</td> <td></td> <td>A7 1 NOP 1 IH 1</td> <td>B7 1 TFR/EXG IH 2</td> <td>C7 1 CLRB</td> <td></td> <td>E7 3-6 TST ID 2-4</td> <td>F7 3 TST EX 3</td>	27 3 BEQ RL			ASRA 1	57 1 ASRB IH 1	3-6 \SR 2-4	77 4 ASR EX 3	87 1 CLRA IH 1		A7 1 NOP 1 IH 1	B7 1 TFR/EXG IH 2	C7 1 CLRB		E7 3-6 TST ID 2-4	F7 3 TST EX 3
	28 BV	8 3/1 BVC		48 1 ASLA	ASLB	3-6 \SL	78 4 ASL	88 EORA	98 3 EORA	A8 3-6 EORA ID 2-4	B8 3 EORA EX 3	C8 1 EORB	3	E8 3-6 EORB	F8 3 EORB
2         IH         IH </td <td>29 B</td> <td>3/1 BVS</td> <td>39 2 PSHC</td> <td>49 1 LSRD</td> <td></td> <td>69 ‡2-4 CLR</td> <td>79 3 CLR</td> <td>89 ADC/</td> <td>99 3 ADCA</td> <td>A9 3-6 ADCA</td> <td>B9 3 ADCA</td> <td>C9 1 ADCB</td> <td>2</td> <td>E9 3-6 ADCB</td> <td>F9 3 ADCB</td>	29 B	3/1 BVS	39 2 PSHC	49 1 LSRD		69 ‡2-4 CLR	79 3 CLR	89 ADC/	99 3 ADCA	A9 3-6 ADCA	B9 3 ADCA	C9 1 ADCB	2	E9 3-6 ADCB	F9 3 ADCB
March   Marc	뮙	(1)		H 4	<b>←</b> (	ID 2-4	EX 3	≅	DI 2	ID 2-4	EX 3	∑ S	7		EX 3
1   1   1   1   2-5   1   2   2   2   2   2   2   2   2   2	₹ B 되	BPL 2	n –	CALL EX 4		STAA ID 2-4	STAA 3	ORA/	ORAA OPA	ORAA ID 2-4	BA 3 ORAA EX 3	ORAB 2	2		ORAB 3
2         IH         1         ID         2-5         DI         2-4         EX         3         IM         2         DI         2-4         EX         3         IM         3         DI	2B B	3 3/1 BMI	3B 2 PSHD	4B ‡7-10 CALL	5B 2 STAB	6B ‡2-4 STAB	7B 3 STAB	8B 1 ADDA	9B 3 ADDA	AB 3-6 ADDA	BB 3 ADDA	CB 1 ADDB	3		FB 3 ADDB
May   May	귐	2	Ξ 3	ID 2-5	DI 2	ID 2-4	EX 3	<b>≥</b>	DI 2	ID 2-4	EX 3	IM 2	7		EX 3
2         SP         1         DI         3         DI         2-4         EX         3         IM         3         DI         2-4         EX         M         3         DI         2-4         EX         EX         EX         3         IM         3         DI         2-4         EX	S B	BGE 3/1	± ⁄avr	BSET	Т	ec ‡2-4 STD	STD 3	SC S		AC 3-6 CPD	SCPD 3		3		
RTS   BCLR   STY   STS   STS	2 2 2	3/1		DI 3	2 2	ID 2-4 6D ‡2-4	TD 2	≥  8	3 2	ID 2-4 AD 3-6	<u>В</u>	CD 2	3	ID 2-4 ED 3-6	$\sim$
3/1         3E         4E	BLT RL	- - 2	ZTS	BCLR DI 3	STY DI 2	STY ID 2-4	ST EX	CP≺	CPY DI 2	CPY ID 2-4	CPY EX 3	չ	.DY 2		$\sim$
2   H	2E 3 BGT	3/1 T	*W	4E 4 BRSET	5E STX	6E ST	7E STX	8E CPX	3E	AE 3-6 CPX	BE 3 CPX	ă	ă	3-6 _DX	ш
2   3   3   4   5   4   5   5   5   5   5   5   5	R.	2	H H	DI 4		O P		≥ 5	DI 2	ID 2-4	ш	E α	DI 2	ID 2-4	EX 3
	ZF . BLE RL	võ.	SWI 1	BRCLR DI 4	디	or <sub>12-4</sub> STS ID 2-4	STS SEX EX 3	SF CPS 2		AF 3-6 CPS ID 2-4	CPS 3	LDS 2		LDS ID 2-4	LDS 3
					<b>A A</b>	00 5 CNCA	\_\_	Number o	f HCS12 o	ycles (‡ ii	ndicates F	IC12 diffe	rent)		
code0			Addı			∓ } j	\_\_\	Number o	of bytes						
onic — 9 00 5 4 — 1 Ode — 9 IH 1 A — 1					ı										

# Table 6. CPU12 Opcode Map (Sheet 2 of 2)

TRAP	IH 2	TRAP	Н 2	F2 10 TRAP	Н 2	-3 10 TRAP	Н 2	-4 10 TRAP	Н 2	<sup>-5</sup> 10 TRAP	Н 2	F6 10 TRAP	Н 2	TRAP	Н 2	F8 10 TRAP	Н 2	F9 10 TRAP	Н 2	FA 10 TRAP	Н 2	FB 10 TRAP	Н 2	C 10 TRAP	Н 2	FD 10 TRAP	Н 2	FE 10 TRAP	IH 2	FF 10 TRAP	Н 2
E0 10 F	OI.	E1 10 F TRAP	H 2	E2 10 F TRAP	H 2	E3 10 F	H 2	E4 10 F TRAP	H 2	E5 10 F TRAP	Н 2	0 D6 10 E6 10 F TRAP TRAP	H 2	0 D7 10 E7 10 F TRAP TRAP	H 2	E8 10 F	H 2	E9 10 F TRAP	H 2	EA 10 F TRAP	H 2	EB 10 F TRAP	H 2	EC 10 F TRAP	IH 2	0 ED 10 F TRAP	H 2 I	EE 10 F	2	EF 10 F TRAP	$\sim$
DO 10 E	H 2	D1 10 E	H 2	D2 10 E TRAP	H 2	D3 10 E	H 2 1	D4 10 E TRAP	H 2	D5 10 E	H 2	D6 10 E		~ ~		~ ~	H 2 1	D9 10 E	H 2	DA 10 E TRAP	H 2 1	DB 10 E	H 2	DC 10 F		1 3AP	IH 2	ZAP 1	2	DF 10 E TRAP	H 2
C0 10 I	H 2	C1 10 I	IH 2	C2 10 I	IH 2	C3 10 I	H 2	C4 10 I	IH 2	C5 10 I	H 2	10 C6 10 I	H 2	C7 10 I	IH 2	C8 10 TRAP	IH 2	C9 10 I	IH 2	CA 10 I	H 2	CB 10 I	IH 2	CC 10 I		CD 10 I			$\sim$ 1	$\overline{}$	IH 2
B0 10 TRAP	H 2	B1 10 TRAP	H 2	B2 10 TRAP	IH 2	B3 10 TRAP	H 2	B4 10 TRAP	H 2	B5 10 TRAP	IH 2	36 TRAF	IH 2	B7 10 TRAP	IH 2	B8 10 TRAP	IH 2	10 B9 10 P TRAP	IH 2	BA 10 TRAP	Ξ	BB TRAF	Ξ	BC TRAF	IH 2	10 BD 10 P TRAP	IH 2	BE 10 TRAP		BF 10 TRAP	
A0 10 TRAP	IH 2	A1 10 TRAP	IH 2	A2 10 TRAP	IH 2	A3 10 TRAP	H 2	A4 10 TRAP	IH 2	A5 10 TRAP	IH 2	10 86 10 96 10 A6 10 E RAP TRAP TRAP	IH 2	A7 10 TRAP	IH 2	A8 10 TRAP	IH 2	10 99 10 A9 10 RAP TRAP TRAP	IH 2	AA 10 TRAP	IH 2	AB 10 TRAP	IH 2	AC 10 TRAP	Ξ	<sup>4D</sup> TRA	I	^E TRA	_	ਤ	Ξ
0 90 10 A TRAP	IH 2	91 10 TRAP	IH 2	92 10 TRAP	IH 2	93 10 TRAP	IH 2	94 10 TRAP	IH 2	95 10 TRAP	IH 2	96 10 TRAP	IH 2	97 10 TRAP	IH 2	98 10 TRAP	IH 2	99 10 TRAP	IH 2	9A 10 TRAP	IH 2	9B 10 TRAP	IH 2	10 9C 10 7 P TRAP	IH 2	9D 10 TRAP	2	10 9E 10 4 TRAP		10 9F 10 TRAP	C I
30 1 TRAP		81 10 TRAP	IH 2	3	-	8		ω	_	ω		ω	_	ω	_	ω	_	8	_	3	Ξ	8B T	Ξ	9C T	Ξ	8D TRAF	H	8E TRAF	Ξ	10 3AP	$\sim$
70 10 8 TRAP	IH 2	71 10 TRAP	IH 2	72 10 TRAP	IH 2	73 10 TRAP	IH 2	74 10 TRAP	IH 2	75 10 TRAP	IH 2	10 76 10 AP TRAP	IH 2	77 10 TRAP	Ξ	78 T	Ξ	79 T	Ξ	7A TRAF	Ξ	7B TRAF	Ξ	7C TRAF	IH 2	7D 10 TRAP	IH 2	7E 10 TRAP	IH 2	۱×	Н
60 10 TRAP	. т	61 10 TRAP	IH 2	62 10 TRAP	IH 2	63 10 TRAP	IH 2	64 10 TRAP	IH 2	65 TR/	Ξ	66 TR/	Ξ	67 TR/	IH 2	68 10 TRAP	IH 2	69 TR/	IH 2	6A 10 TRAP	Ξ	6B TR/	IH 2	6C 10 TRAP	IH 2	/Y 19	Ξ	GE TR	IH 2	10 6F 10 P TRAP	C I
50 10 TRAP	IH 2	RAF		RAF		RAF		RAF		RAF		RAF		RAF		Æ		RAI		RAI		RAI		RAI		RAF		5E 10 TRAP		RA	
40 10 TRAP	H 2	41 10 TRAP	H 2	42 10 TRAP	IH 2	43 10 TRAP	H 2	44 10 TRAP	H 2	45 10   TRAP	H 2	46 10 TRAP	H 2	47 10 TRAP	IH 2	48 10 TRAP	IH 2	49 10 TRAP	IH 2	4A 10 TRAP	H 2	4B 10 TRAP	IH 2	4C 10 TRAP	H 2	4D 10 TRAP	IH 2	4E 10 TRAP	H 2	4F 10 TRAP	E C
1 30 10 TRAP	H 2	31 10 TRAP	H 2	32 10 TRAP	IH 2	33 10 TRAP	H 2	34 10 TRAP	H 2	35 10 TRAP	IH 2	36 10 TRAP	H 2	37 10 TRAP	IH 2	38 10 TRAP	IH 2	39 10 TRAP	: IH 2	3A †3n REV	SP 2	3B †5n/3n REVW	SP 2	3C ‡†7B WAV	SP 2	3D #6	ID 3	s 3E ±8 STOP	H 2	3F 10 ETBL	۳ د
20 4 I BRA	RL 4	LBRN 3	RL 4	22 4/3 LBHI	RL 4	23 4/3	RL 4	24 4/3 LBCC	. RL 4	25 4/3 LBCS	RL 4	06 2 16 2 26 4/3 36 10 46 10 56 ABA SBA LBNE TRAP TRAP T	RL 4	27 4/3 LBEQ	RL 4	, 28 4/3 LBVC	RL 4	, 29 4/3 LBVS	, RL 4	2A 4/3 LBPL	RL 4	7 2B 4/3 LBMI	RL 4	2C 4/3 I BGF	RL 4	2D 4/3 LBLT	RL 4	, 2E 4/3 LBGT	. RL 4	2F 4/3 LBLE	<u>8</u>
10 12 IDIV	H	11 12 FDIV	H 2	12 13 EMACS	SP 4	13 3 FMI IS	H Z	14 12 EDIVS	H 2	15 12 IDIVS	H :	16 2 SBA	E C	17 2 CBA	H 2	18 4-7 MAXA	: ID 3-5	19 4-7 MINA	; ID 3-5	1A 4-7 EMAXD	. ID 3-5	18 4-7 EMIND	: ID 3-5	1C 4-7 MAXM	, ID 3-5	1 D4-7 MINM	i ID 3-5	EMAXM	: ID 3-5	1F 4-7 EMINM	יי כו
00 MOM	IM-ID 5	MOVW 5	EX-ID 5	02 5 MOVW	ID-ID 4	03 5 MOVW	IM-EX 6	MOVW	EX-EX 6	05 5 MOVW	ID-EX 5	06 2 ABA	H 2	07 3 DAA	IH 2	08 4 MOVB	IM-ID 4	09 5 MOVB	EX-ID 5	0A 5 MOVB	ID-ID 4	0B 4 MOVB	IM-EX 5	OC 6 MOVB	EX-EX 6	0D 5 MOVB	ID-EX 5	OE 2 TAB	H 2	OF 2 TBA	Ξ

The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

Table 7. Hexadecimal to ASCII Conversion

	40011		40011		40011		40011
Hex	ASCII	Hex	ASCII	Hex	ASCII	Hex	ASCII
\$00	NUL	\$20	SP space	\$40	@	\$60	grave
\$01	SOH	\$21	!	\$41	Α	\$61	а
\$02	STX	\$22	" quote	\$42	В	\$62	b
\$03	ETX	\$23	#	\$43	С	\$63	С
\$04	EOT	\$24	\$	\$44	D	\$64	d
\$05	ENQ	\$25	%	\$45	Е	\$65	е
\$06	ACK	\$26	&	\$46	F	\$66	f
\$07	BEL beep	\$27	ʻapost.	\$47	G	\$67	g
\$08	BS back sp	\$28	(	\$48	Н	\$68	h
\$09	HT tab	\$29	)	\$49	I	\$69	i
\$0A	LF linefeed	\$2A	*	\$4A	J	\$6A	j
\$0B	VT	\$2B	+	\$4B	K	\$6B	k
\$0C	FF	\$2C	, comma	\$4C	L	\$6C	1
\$0D	CR return	\$2D	- dash	\$4D	М	\$6D	m
\$0E	SO	\$2E	. period	\$4E	N	\$6E	n
\$0F	SI	\$2F	/	\$4F	0	\$6F	0
\$10	DLE	\$30	0	\$50	Р	\$70	р
\$11	DC1	\$31	1	\$51	Q	\$71	q
\$12	DC2	\$32	2	\$52	R	\$72	r
\$13	DC3	\$33	3	\$53	S	\$73	s
\$14	DC4	\$34	4	\$54	Т	\$74	t
\$15	NAK	\$35	5	\$55	U	\$75	u
\$16	SYN	\$36	6	\$56	V	\$76	V
\$17	ETB	\$37	7	\$57	W	\$77	w
\$18	CAN	\$38	8	\$58	Χ	\$78	х
\$19	EM	\$39	9	\$59	Υ	\$79	у
\$1A	SUB	\$3A	:	\$5A	Z	\$7A	z
\$1B	ESCAPE	\$3B	;	\$5B	[	\$7B	{
\$1C	FS	\$3C	<	\$5C	\	\$7C	
\$1D	GS	\$3D	=	\$5D	]	\$7D	}
\$1E	RS	\$3E	>	\$5E	٨	\$7E	~
\$1F	US	\$3F	?	\$5F	_ under	\$7F	DEL delete

### **Hexadecimal to Decimal Conversion**

To convert a hexadecimal number (up to four hexadecimal digits) to decimal, look up the decimal equivalent of each hexadecimal digit in **Table 8**. The decimal equivalent of the original hexadecimal number is the sum of the weights found in the table for all hexadecimal digits.

Table 8. Hexadecimal to/from Decimal Conversion

15	E	3it	8	7	В	Bit	0
15	12	11	8	7	4	3	0
4th	Hex Digit	3rd	Hex Digit	2nd	Hex Digit	1st	Hex Digit
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0
1	4,096	1	256	1	16	1	1
2	8,192	2	512	2	32	2	2
3	12,288	3	768	3	48	3	3
4	16,384	4	1,024	4	64	4	4
5	20,480	5	1,280	5	80	5	5
6	24,576	6	1,536	6	96	6	6
7	28,672	7	1,792	7	112	7	7
8	32,768	8	2,048	8	128	8	8
9	36,864	9	2,304	9	144	9	9
Α	40,960	Α	2,560	Α	160	Α	10
В	45,056	В	2,816	В	176	В	11
С	49,152	С	3,072	С	192	С	12
D	53,248	D	3,328	D	208	D	13
Е	57,344	Е	3,484	Е	224	Е	14
F	61,440	F	3,840	F	240	F	15

### **Decimal to Hexadecimal Conversion**

To convert a decimal number (up to 65,535<sub>10</sub>) to hexadecimal, find the largest decimal number in **Table 8** that is less than or equal to the number you are converting. The corresponding hexadecimal digit is the most significant hexadecimal digit of the result. Subtract the decimal number found from the original decimal number to get the *remaining decimal value*. Repeat the procedure using the remaining decimal value for each subsequent hexadecimal digit.

# Freescale Semiconductor, Inc.

### **HOW TO REACH US:**

### **USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447

### JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

### ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

### **TECHNICAL INFORMATION CENTER:**

1-800-521-6274

HOME PAGE:

http://www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2001