## The Operating System Initialization in ix86 Architecture

Operating Systems I



Rafael Luiz Cancian, Dr. Eng.



#### Introduction

Initialization of software is one of first issues for OS development.

Initialization of software is fully dependable on target architecture.

In ix86, initialization has additional tasks, as changing processing modes.

Tasks for initialization are closely related to memory management and processor control.



## 1. System Registers

The registers designed for use by systems programmers fall into these classes:

**EFLAGS** 

**Memory Management Registers** 

**Control Registers** 

**Debug Registers** 

Test registers


Most important for initialization software are Memory Management and Control Registers



## 1. System Registers

Memory Management Registers include GDTR, LDTR, IDTR and TR registers.

Control Registers include CR0 (most important), CR2, and CR3





#### 2. Memory Management

- Memory Management consists of segmentation and paging.
- Segmentation is used to give each program several independent and protected address spaces.
- Paging is used to support an environment where large address spaces are simulated using a small amount of RAM and some disk storage.
- Segmentation hardware translate a segmented logical address into a linear address, while paging translates linear address into a physical address.



## 2. Memory Management





Figure 5-9. Page Translation





## 2.1 Segmentation Model

To perform segmentation translation, the processor uses the following data structures:

Segment Registers

Segment Selectors

Segment Descriptors

Segment Descriptor Tables



## 2.1.1 Segment Registers

- Each memory reference is associated with a segment register.
- Code, data and stack references access the segments specified by the contents of theirs segment registers.
- Every segment register has a "visible" part and an "invisible part" (TLB alike).
- Segment registers are CS, DS, ES, FS, GS, SS



## 2.1.2 Segment Registers

- Some instructions change the visible part. The invisible part is loaded by the processor.
- When these instructions are used, the visible part of the segment register is load with a "segment selector".
- The processor automatically fetches the base address, limit, type and other information from the descriptor and loads the invisible part of the segment register.




## 2.1.3 Segment Selectors

A segment selector points to the information which defines a segment, called a segment descriptor.

The segment selector identifies a segment descriptor by specifying a descriptor table (TI field) and a descriptor within that table (Index Field)

The segment selector also specifies a Requester Privilege Level (RPI), related to current task.

Figure 5-6. Format of a Selector



TI - TABLE INDICATOR

RPL - REQUESTOR'S PRIVILEGE LEVEL



## 2.1.4 Segment Descriptors

- A segment descriptor is a data structure in memory which provides the processor with the size and location of a segment, as well as control and status information.
- There are several types of segment descriptors, classified as application or special system descriptors.
- Application descriptors describe code, data and stack segments in memory.
- Special system descriptors describe TSS, Interrupt, Task or Trap Gates, amount others.



## 2.1.4 Segment Descriptors

- SEGMENT PRESENT

Figure 5-3. General Segment-Descriptor Format										
DESCRIPTORS USED FOR APPLICATIONS CODE AND DATA SEGMENTS										
31	L	23		,15	5			7	0	
	BASE 3124	G X	O U LIMI L 19		DPL	1	ТУРЕ А	BASE 2316		4
	SEGMENT BASE 150					SEGMENT LIMIT 150				Ø
DESCRIPTORS USED FOR SPECIAL SYSTEM SEGMENTS										
31	L	23		,15	5			7	0	
	BASE 3124	G X	0 U LIMI L 19		DPL	Ø	TYPE	BASE 2316		4
SEGMENT BASE 150					SEGMENT LIMIT 150					0
A - ACCESSED AUL - AUAILABLE FOR USE BY SYSTEMS PROGRAMMERS DPL - DESCRIPTOR PRIVILEGE LEVEL G - GRANULARITY										ı



## 2.1.5 Segment Descriptor Tables

A segment descriptor table is an array of segment descriptors. There are two kinds of descriptor tables:

The global descriptor table (GDT)

The local descriptor table (LDT)

The is only one GDT for all tasks and and LDT for each task being run.

The first descriptor in the GDT is not used by the processor.



## 2.1.5 Segment Descriptor Tables

Figure 5-5. Descriptor Tables GLOBAL DESCRIPTOR TABLE LOCAL DESCRIPTOR TABLE <UNUSED> GDTR LDTR



## 2.1.6 Descriptor Table Base Registers

- The processor finds the GDT and LDT using the GDTR and LDTR registers.
- These registers hold 32-bit base addresses for table in linear address space. They also hold 16-bit limit for the size of these table.
- The instructions LGDT, SGDT, LIDT, SIDT are used to load and store value in the GDTR and IDTR registers.
- A third register, IDTR holds information about the IDT and can be handled using LIDT ans SIDT instructions.



## 2.2 Paging Model

- Paging is different from segmentation through its use of small, fixed-size pages.
- Pages are always 4KB (two level paging) or 4MB (one level paging).
- The information which maps linear addresses into physical addresses and exceptions is held in data structures in memory called page tables.
- The paging mechanisms treats the 32-bit linear address as having three parts, two 10-bit indexes into the page tables and a 12-bit offset into the page addressed by the page tables.



## 2.2 Paging Model

The CR3 register (usually called PDBR) holds the page frame address of the page table.

The upper 10 bits of linear address are scaled by four and added to the value in the PDBR register to get the physical address of an entry in page directory.

When the entry in the page directory is accessed, a number of checks are performed.




## 2.2 Paging Model



31		22 21		12 11	0
	DIR		PAGE		OFFSET

Figure 5-10. Format of a Page Table Entry



PRESENT

- READ/WRITE

U/S USER/SUPERUISOR

 AUAILABLE FOR SYSTEMS PROGRAMMER USE AUAIL


NOTE: Ø INDICATES INTEL RESERVED. DO NOT DEFINE.

Figure 5-11. Invalid Page Table Entry

31 10 Ø AVAILABLE




#### 2.3 Combining Segmentation and Paging





#### 2.3 Combining Segmentation and Paging

Figure 5-13. Descriptor per Page Table





#### 3. The Initialization

- After RESET is asserted, some registers are set to known states.
- This known states are sufficient to allow software to begin execution.
- Software can build data structures in memory, such as GDT and IDT tables.
- ix86 has several processing modes. It begins in 8086 mode (arggh!), called real-address mode.
- If YOU want to use a 32 bits processor, YOU need to set up some structures and special bits.



#### 3.1 Processor State After Reset

A self test may be requested at power-up by asserting the AHOLD input during the falling edge of the RESET signal.

It's responsibility of the hardware designer to provide the request for self test.

The EAX register is clear if the ix86 processor passed the tested (if self test is not requested, its content is undefined).

The DX register holds a component identifier and revision number (DH  $\rightarrow$ x86, DL  $\rightarrow$ revision)




#### 3.2 Processor State After Reset

Registers EBX, ECX, ESI, EDI, EBP, ESP, GDTR, LDTR, TR are undefined.

Invisible parts of CS and DS are initialized to base 0 and limit of top memory minus 64KB.

CRO register has the following values:





Software sets up data structures needed for the processor to perform basic system functions, such as handling interrupts.

If processor is going to operate in protected mode, software sets ups data structures used by ix86 processors, then switches modes.

In real-mode, no descriptor tables are used, but the IDT needs to loaded with pointers to exception and interrupt handlers before interrupts can be enabled.

The NMI (Non Maskable Interrupts) are always enabled. Hardware must provide a mechanism to prevent an NMI interrupt to being generated while software is being initialized

Execution begins with the instruction addressed by initial contents of CS and IP registers: 0x0FFF FFF0

In real-mode, only "near" jumps are possible. After a "far" jump is executed, addresses issued for the code segment are clear in the 12 MSB.

- To finally switch to protected mode, at least one descriptor table, the GDT, and two descriptors (code and data) must be created.
- Base address and limit for GDT must be loaded into the GDTR register using LGDT instruction.
- A IDT and a gate for the NMI interrupt handler need to created.
- Base address and limit for IDT must be loaded into the IDTR register using LIDT instruction.

Protected mode is entered by setting the PE bit in the CR0 register using LMSW or MOV CR0 instructions.

A JMP instruction immediately after LMSW instruction change the flow of execution (emptying processor pre-fetched instructions)

Software need to reload all segment registers.

Execution begins with a CPL of 0 (the most privileged level).



The data structures needed are determined by the memory management features are being used (segmentation, paging).

Segmentation is always enabled, but it it can be used from:

A single and uniform address space (flat model) with one segment (almost just like disabling segmentation)

A hight structured model with several independent, protected across spaces for each task (multi-segmented model)



A flat model only requires a GDT with one code and one data segment descriptor.

A multi-segmented model require additional segments for the OS, as well segments and LDTs for each task.

Until 8192 segments per table are possible, but only 6 of them are available simultaneously (there are six segment registers)



Paging is controlled by a mode bit, the PG bit in the CR0 register.

Before setting PG bit (enabling paging), the following conditions must be true:

Software has created at least two page tables: the page directory and at least one second-level page table.

The PDBR register (CR3) is loaded with base address of the page directory

The processor is in protected mode.



- If multi task is to be used, is necessary to initialize the TR register.
- A TSS and a TSS descriptor for the initialization software must be created.
- TSS descriptors must be marked as busy when they are created (TSS descriptors reside in the GDT).
- The LTR instruction is used to load a selector for the TSS descriptor of the initialization software into the TR register.



```
; CONSTANTS
FHYSICAL MEMORY MAP
 0x0000 0000 -+----- BOOT IDT
          | IDT (4 K)
     | GDT (4 K)
0x0000 2000 -+-----
          | BOOT STACK (23 K)
                        ----+ BOOTSTRAP STACK, BOOTSTRAP CODE
 0x0000 7c00 -+----
          | BOOT CODE (512 b)
 0x0000 7e00 -+----
          | RESERVED (512 b)
 0x0000 8000 -+----- DISK IMAGE
         | DISK IMAGE (608 K)
 0x000a 0000 -+-----
         | UNUSED (384K)
 0x000f f000 -+----
```



```
BOOT_IDT = 0x0000

BOOT_GDT = 0x1000

BOOTSTRAP_STACK = 0x7c00 ; Descendent

BOOTSTRAP_CODE = 0x7c00 ; The bootstrap code (512 bytes)

DISK_IMAGE = 0x8000 ; = BOOT_IMAGE_PHY_ADDR from memory_map

; The size of a disk sector in bytes

DISK_SECT_SIZE = 512

; The size of ELF object's header in bytes

; ELF_HDR_SIZE = 116 ; (not stripped)

ELF HDR SIZE = 84
```



```
; DISK IMAGE LAYOUT
    ----+ DISK IMAGE SYS INFO
   SYS INFO (512 bytes)
  | SYSTEM
  | INIT
  | LOADER/APP1
  l APPn
```



```
; BOOT IMAGE LAYOUT
; System Information
DISK_IMAGE_SYS_INFO = DISK_IMAGE

; System Information
DISK_IMAGE_SETUP = (DISK_IMAGE + DISK_SECT_SIZE)

; SETUP entry point
SETUP_ENTRY = (DISK_IMAGE_SETUP + ELF_HDR_SIZE)

; DEFINITIONS = 
; BOSE segment addresses
IMAGE_SEG = DISK_IMAGE >> 4
INFO SEG = DISK_IMAGE SYS INFO >> 4
```



```
; MAIN
.text
entry main
main:
     cli
                       ; disable interrupts
                         ; data segment base = 0 \times 00000
     xor
         ax,ax
         ds,ax
     mov
         es,ax
     mov
         ss,ax
     mov
         sp, #BOOTSTRAP STACK; set stack pointer
     mov
; Load the boot image from the disk into "DISK IMAGE"
             si, #msg loading
     mov
            print msg
     call
     push
             es
            ax, #IMAGE SEG
     mov
           es,ax ; don't try to load es directly;
     mov
           bx, #0 ; set es:bx to DISK IMAGE
     mov
             ax, [n sec image]
     mov
            cx, #0x0002; starts at track #0, sector #2,
     mov
           dx, #0x0000 ; side #0, first drive
     mov
     call
             load image
             es
     pop
             si, #msg done
     mov
    call
             print msg
```



```
; Stop the drive motor
    call stop drive
; Get extended memory size (in K)
    xor dx, dx
        ah,#0x88
    mov
    int 0x15
                   ; what if memory size > 64 Mb?
    push ds
   push #INFO SEG
    pop ds
    mov [0], ax
    mov [2], dx
    pop ds
; Say hello;
    mov si, #msg hello
    call print msg
; Enable A20 bus line
    call enable a20
; Zero IDT and GDT
    cld
    xor
         ax,ax
    mov cx, #0x1000; IDT + GDT = 8K (4K WORDS)
    mov di, #BOOT IDT ; initial address (relative to ES)
                        ; zero IDT and GDT with AX
    rep
    stosw
```



```
; Set GDT
    mov si,#GDT_CODE ; Set GDT[1]=GDT_CODE and
mov di,#BOOT_GDT ; GDT[2]=GDT_DATA
    add di,#8 ; offset GDT[1] = 8
    mov cx, #8; sizeof GDT[1] + GDT[2] = 8 WORDS
        ; move WORDS
    rep
    movsw
; Set GDTR
    lgdt GDTR
; Enable Protected Mode
    mov eax, cr0
    or al, \#0x01; set PE flag and MP flag
    mov cr0, eax
; Adjust selectors
    mov bx, #2 * 8; adjust data selectors to use
    mov ds,bx; GDT[2] (DATA) with RPL = 00
    mov es,bx
    mov fs,bx
    mov qs,bx
    mov ss,bx
```



```
; As Linux as 86 can't generate 32 bit instructions, we have to code it by hand.
; The instruction below is a inter segment jump to GDT[GDT CODE]:SETUP.
; Jump into "SETUP" (actually ix86 Protected Mode starts here)
    jmp 0x0008: #SETUP ENTRY
              0x66
     .byte
     .byte 0xEA
     .long SETUP ENTRY
     .word 0x0008
 PRINT MSG
 Desc: Print a \0 terminated string on the screen using the BIOS
       Message must end with 00h;
; Parm: si -> pointer to the string
print msg:
    pushf
    push ax
    push bx
    push bp
     cld
```



```
print char:
     lodsb
     cmp al, \#0
     jz end print
     mov ah, \#0x0E
     mov bx, \#0\times0007
     int. 0x10
     jmp print char
end print:
     pop bp
     pop bx
     pop ax
     popf
     ret
; SAY Z
; Desc: Print 'z' on the screen.
say z:
     pushf
     push si
     mov si, #msg z
     call print msg
     pop si
     popf
     ret
```



```
; STOP DRIVE
; Desc: Stops the drive motor.
stop drive:
          pushf
          push
               ax
          push
               dx
          mov dx, #0x03F2
          xor al, al
          out dx, al
          pop dx
          pop ax
          popf
          ret
```



```
; LOAD ONE SECTOR
; Desc: Load a single sector from disk using the BIOS.
 Parm: es:bx -> buffer
            -> track (ch) and sector number (cl)
              -> side (dh) and drive number (dl)
load sector:
    pushf
    push ax
        ax, #0x0201; function #2, load 1 sector
    mov
    int
          0x13
    cli
                          ; int 0x13 sets IF
        ls disk error ; if CY=1, error on reading
    jс
    pop ax
    popf
    ret
ls disk error:
    mov si, #msg disk error
    call print msg ; print error msg if disk is bad
         stop drive
    call
ls disk halt:
            ls disk halt ; halt
    qmŗ
```



```
; LOAD IMAGE
 Desc: Load the the image from disk into a buffer.
 Parm: es:bx -> buffer
            -> number of sectors to load
           -> initial track (ch) and sector number (cl)
       CX
              -> inital side (dh) and drive number (dl)
load image:
    pushf
    push ax
    push bx
    push cx
    push dx
    push es
li check:
     cmp
         ax,#0
    jΖ
        li done
           load sector
    call
    push ax
    mov ax, es
    add ax, #0x20 ; get next buffer position
    mov es,ax
         ax
     qoq
     dec
         ax
```



```
cl
                          ; get next sector
    inc
           cl, #19 ; was this last sector?
    cmp
    jnz
        li next
        cl, #1
    mov
    inc
        dh
                         ; get next side
        dh, #2
                         ; read both?
    cmp
        li_next
    jnz
           dh, #0
    mov
           ch
    inc
                        ; get next track
    call
           say z
li next:
          li check
    jmp
li done:
    pop es
    pop
        dx
    pop
         CX
        bx
    pop
    pop
         ax
    popf
    ret
```



```
; ENABLE A20
; Desc: Enables the 20th address bus line by writing some bytes to the
       keyboard port.
enable a20:
    pushf
    push ax
    call keyb flush ; empty keyb controller
    mov al,#0xd1 ; keyb->cmd = write
    out #0x64, al
    call keyb flush
    mov al, #0xdf ; keyb->data = 0xdf
    outb #0x60,al
    call keyb flush
     pop ax
    popf
     ret
```



```
; FLUSH KEYB
; Desc: Flushes the keyboard controler
keyb flush:
   pushf
   push ax
kf stat: call kf delay
   in al,\#0x64 ; get keyb status
   test al,#1
                    ; output buffer full?
   jz kf_emptyt
call kf_delay
in al,#0x60 ; get data
   jmp kf stat
         test al,#2 ; input buffer full?
kf emptyt:
   jnz kf stat
   pop ax
   popf
   ret
kf delay: ret
```



```
GDTR:
     .word 0x0FFF ; GDT limit - 4K
     .long 0 \times 00001000 ; GDT base address - also 4K
GDT CODE:
                           : limit 15:00
     .word OxFFFF
     .word 0x0000
                           ; base 15:00
     .byte 0x00
                           ; base 23:16
                           ; 10011001 flags (p/dpl/s/code/c/w/a)
     .byte 0x9A
                          ; 11001111 (q/d/0/avl) & limit 19:16
     .byte 0xCF
     .byte 0x00
                           ; base 31:24
GDT DATA:
                           ; limit 15:00
     .word OxFFFF
     .word 0x0000
                           : base 15:00
                           ; base 23:16
     .byte 0x00
     .byte 0x92
                           ; 10010011 flags (p/dpl/s/data/e/w/a)
     .byte 0xCF
                           ; 11001111 (g/d/0/avl) & limit 19:16
     .byte 0x00
                           ; base 31:24
```



```
msg disk error:
     .ascii "Disk error: system halted;"
     .word 0x0D0A
     .byte 0x00
msg hello:
     .ascii "This is EPOS;"
     .word 0x0D0A
     .byte 0x00
msg z:
     .ascii "."
     .byte 0x00
msq loading:
     .ascii "Loading EPOS "
     .byte 0x00
msg done:
     .ascii " done;"
     .word 0x0D0A
     .byte 0x00
; The following is to enable "sys" to define the actual size of the image.
; The default value of 360 will be only used if you don't use sys.
     .align 508
n sec image:
     .word 360
; Tag the boot sector as "bootable"
     .word 0xAA55
```

