



Isolated Gate Drivers—What, Why, and How?

by **Sanket Sapre**

 **Download PDF**

Abstract

An IGBT/power MOSFET is a voltage-controlled device that is used as a switching element in power supply circuits and motor drives, amongst other systems. The *gate* is the electrically isolated control terminal for each device. The other terminals of a MOSFET are source and drain, and for an IGBT they are called collector and emitter. To operate a MOSFET/IGBT, typically a voltage has to be applied to the gate that is relative to the source/emitter of the device. Dedicated drivers are used to apply voltage and provide drive current to the gate of the power device. This article discusses what these gate drivers are, why they are required, and how their fundamental parameters, such as timing, drive strength, and isolation, are defined.

Need for a Gate Driver

Related Products

ADuM4120

Isolated, Precision Gate Driver with 2 A Output

Related Categories

Isolated Gate Drivers

Isolation Technology

Interface & Isolation

Related Markets & Technology

Renewable Energy Generation

Energy

Industrial Automation

The structure of an IGBT/power MOSFET is such that the gate forms a nonlinear capacitor. Charging the gate capacitor turns the power device on and allows current flow between its drain and source terminals, while discharging it turns the device off and a large voltage may then be blocked across the drain and source terminals. The minimum voltage when the gate capacitor is charged and the device can just about conduct is the threshold voltage (V_{TH}). For operating an IGBT/power MOSFET as a switch, a voltage sufficiently larger than V_{TH} should be applied between the gate and source/emitter terminals.

Consider a digital logic system with a microcontroller that can output a PWM signal of 0 V to 5 V on one of its I/O pins. This PWM would not be enough to fully turn on a power device used in power systems, as its overdrive voltage generally exceeds the standard CMOS/TTL logic voltage. Thus, an interface is needed between the logic/control circuitry and the high power device. This can be implemented by driving a logic level n-channel MOSFET, which, in turn, can drive a power MOSFET as seen in Figure 1a.




Figure 1. Power MOSFET driven with Inverted logic.

As in Figure 1a, when IO_1 sends out a low signal, $V_{GSQ1} < V_{THQ1}$ and, thus, MOSFET Q_1 remains off. As a result, a positive voltage is applied at the gate of power MOSFET Q_2 . The gate capacitor of Q_2 (C_{GQ2}) charges through

pull-up resistor R_1 and the gate voltage is pulled to the rail voltage of V_{DD} . Given $V_{DD} > V_{THQ2}$, Q_2 turns on and can conduct. When IO_1 outputs high, Q_1 turns on and C_{GQ2} discharges through Q_1 . $V_{DSQ1} \sim 0$ V such that $V_{GSQ2} < V_{THQ2}$ and, hence, Q_2 turns off. One issue with this setup is of power dissipation in R_1 during on state of Q_1 . To overcome this, pMOSFET Q_3 can be used as a pull up to operate in a complementary fashion with Q_1 , as seen in Figure 1b. PMOS has a low on state resistance and with its very high resistance in the off state, power dissipation in the drive circuit is greatly reduced. To control edge rates during gate transition, a small resistor is externally added between drain of Q_1 and gate of Q_2 . Another advantage of using a MOSFET is the ease of fabricating it on a die as opposed to fabricating a resistor. This distinct interface to drive the gate of a power switch can be created in the form of a monolithic IC, which accepts a logic-level voltage and generates a higher power output. This gate driver IC will almost always have additional internal circuits for greater functionality, but it primarily works as a power amplifier and a level shifter.

Key Parameters of a Gate Driver

Drive Strength:

The issue of providing appropriate gate voltage is addressed by using a gate driver that does the job of a level shifter. The gate capacitor though, cannot change its voltage instantaneously. Thus, a power FET or IGBT has a non-zero, finite switching interval. During switching, the device may be in high current and high voltage state, which results in power dissipation in the form of heat. Thus, transition from one state to another needs to be fast so as to minimize switching time. To achieve this, a high transient current is needed to charge and discharge the gate capacitor quickly.




Figure 2. MOSFET turn on transition without a gate driver

A driver that can source/sink higher gate current for a longer time span produces lower switching time and, thus, lower switching power loss within the transistor it drives.




Figure 3. MOSFET turn on transition with a gate driver.

The source and sink current rating for the I/O pins of a microcontroller is typically up to tens of milliamps, whereas gate drivers can provide much higher current. In Figure 2, a long

switching interval is observed when a power MOSFET is driven by a microcontroller I/O pin at its maximum rated source current. As seen in Figure 3, transition time reduces significantly with an ADuM4121 isolated gate driver, which provides much higher drive current than a microcontroller I/O pin, drives the same power MOSFET. In many cases, driving a larger power MOSFET/IGBT directly with a microcontroller might overheat and damage the control due to a possible current overdraw in the digital circuit. A gate driver with higher drive capability enables fast switching with rise and fall times of a few nanoseconds. This reduces the switching power loss and leads to a more efficient system. Hence, drive current is usually considered to be an important metric in selection of gate drivers.

Corresponding to the drive current rating is the drain-source on-resistance ($R_{DS(ON)}$) of a gate driver. While ideally the $R_{DS(ON)}$ value should be zero for a MOSFET when fully on, it is generally in the range of a few ohms due to its physical structure. This takes into account the total series resistance in the current flow path from drain to source.

$R_{DS(ON)}$ is the true basis for maximum drive strength rating of a gate driver, as it limits the gate current that can be provided by the driver. $R_{DS(ON)}$ of the internal switches determines sink and source current, but external series resistors are used to reduce drive current and, thus, affect edge rates. As seen in Figure 4, high-side on-resistance and the external series resistor R_{EXT} form the gate resistor in the charging path, and low-side on-resistance with R_{EXT} forms the gate resistor in the discharging path.




Figure 4. RC circuit model for a gate driver with MOSFET output stage and power device as a capacitor.

$R_{DS(ON)}$ also directly affects power dissipation internal to the driver. For a specific drive current, the lower value of $R_{DS(ON)}$ allows higher R_{EXT} to be used. As power dissipation is distributed between R_{EXT} and $R_{DS(ON)}$, the higher value of R_{EXT} implies more power is dissipated external to the driver. Hence, to improve system efficiency and to relax any thermal regulation requirement within the driver, the lower value of $R_{DS(ON)}$ is preferred for the given die area and size of the IC.




Figure 5. ADuM4120 gate drivers and timing waveforms.

Timing:

Gate driver timing parameters are essential to evaluate its performance. A common timing specification for all gate drivers including ADuM4120—shown in Figure 5—is the propagation delay (t_D) of the driver, which is defined as the time it takes an input edge to propagate to the output. As in Figure 5, rising propagation delay (t_{DHL}) may be defined as the time between the input edge rising above the input high threshold (V_{IH}) to the output rising above 10% of its final value. Similarly, falling propagation delay (t_{DFL}) can be stated as the time from the input edge falling below input low threshold V_{IL} to the time output falls below

90% of its high level. The propagation delay for output transition can be different for a rising edge and a falling edge.

Figure 5 also shows the rise and fall times of the signal. These edge rates are affected by the drive current that a part can deliver, but they are also dependent on the load being driven and are not accounted for in propagation delay calculation. Another timing parameter is pulse width distortion, which is the difference between rising and falling propagation delay on the same part. Thus, pulse width distortion (PWD) = $|t_{DLH} - t_{DHL}|$.

Due to mismatch between transistors within different parts, the propagation delay on two parts will never exactly be same. This results in propagation delay skew (t_{SKEW}), which is defined as the time difference between output transitions on two different parts when reacting to the same input in the same operating conditions. As seen in Figure 5, propagation delay skew is defined as part-to-part. For parts that have more than one output channel, this specification is stated in the same way, but is noted as channel-to-channel skew.

Propagation delay skew cannot usually be accounted for in the control circuit.

Figure 6 shows a typical setup of ADuM4121 gate drivers used with power MOSFETs in a half-bridge configuration for power supplies and motor drive applications. In such a setup, if both Q_1 and Q_2 are on at the same time, there is a chance of shoot-through due to the shorting of supply and ground terminals. This can permanently damage the switches and even the drive circuit. To avoid shoot-through, a dead-time must be inserted in the system so that the chance of both switches being on at once is greatly reduced. During the dead-time interval, gate signal to both switches is low and, thus, the switches are ideally in off state. If propagation delay skew is lower, the dead-time required is lower and control becomes

more predictable. Having lower skew and lower dead-time results in smoother and more efficient system operation.

Timing characteristics are important, as they affect the speed of operation of the power switch. Understanding these parameters leads to an easier and more accurate control circuit design.

Isolation:

It is the electrical separation between various functional circuits in a system such that there is no direct conduction path available between them. This allows individual circuits to possess different ground potentials. Signal and/or power can still pass between isolated circuits using inductive, capacitive, or optical methods. For a system with gate drivers, isolation may be necessary for functional purposes and it might also be a safety requirement. In Figure 6, we could have V_{BUS} of hundreds of volts with tens of amperes of current passing through Q_1 or Q_2 at a given time. In case of any fault in this system, if the damage is limited to electronic components, then safety isolation may not be necessary, but galvanic isolation is a requirement between the high power side and low voltage control circuit if there is any human involvement on the control side. It provides protection against any fault on the high voltage side as the isolation barrier blocks electrical power from reaching the user in spite of component damage or failure.




Figure 6. Isolation barriers in a half-bridge setup with ADuM4121 isolated gate drivers

Isolation is mandated by regulatory and safety certification agencies in order to prevent shock hazard. It also protects low voltage electronics from any damage due to faults on the high power side. There are various ways to describe safety isolation, but at a fundamental level, they all relate to the voltage at which the isolation barrier breaks down. This voltage rating is generally given across lifetime of the driver, as well as for voltage transients of a specific duration and profile. These voltage levels also correspond to the physical dimensions of the driver IC and the minimum distance between pins across the isolation barrier.

Apart from safety reasons, isolation may also be essential for correct system operation. Figure 6 shows a half-bridge topology commonly used in motor drive circuits where only one switch is on at a given time. At the high power side, low-side transistor Q_2 has its source connected to ground. The gate-source voltage of Q_2 (V_{GSQ2}) is thus directly referenced to ground and the design of the drive circuit is relatively straightforward. This is not the case with high-side transistor Q_1 , as its source is the switching node, which is pulled to either the bus voltage or ground depending on which switch is on. To turn on Q_1 , a positive gate to source voltage (V_{GSQ1}) that exceeds its threshold voltage should be applied. Thus, gate voltage of Q_1 would be higher than V_{BUS} when it is in on state as the source connects to V_{BUS} . If the drive circuit has no isolation for ground reference, a voltage larger than V_{BUS} will be required to drive Q_1 . This is a cumbersome solution that is not practical for an efficient system. Thus, control signals that are level shifted and referenced to the source of the high-side transistor are required. This is known as functional isolation and it can be implemented using an isolated gate driver, such as ADuM4223.

Noise Immunity:

Gate drivers are used in industrial environments that inherently have a lot of noise sources. Noise can corrupt data and make a system unreliable, leading to degraded performance. Thus, gate drivers are required to have good immunity to noise to ensure data integrity. Noise immunity pertains to how well the driver rejects electromagnetic interference (EMI) or RF noise and common-mode transients.

EMI is any electrical noise or magnetic interference that disrupts the expected operation of the electronic device. EMI, which affects gate drivers, is a result of high frequency switching circuits and is mainly created due to the magnetic field from large industrial motors. EMI may be radiated or conducted and can couple into other nearby circuits. Hence, immunity to EMI or RF immunity is a metric that refers to the ability of a gate driver to reject electromagnetic interference and maintain robust operation without errors. Having high EMI immunity allows drivers to be used in close proximity to large motors without introducing any faults in data transmission.

As seen in Figure 6, the isolation barrier is expected to provide high voltage isolation across grounds at different potentials. But high frequency switching results in short edges for voltage transitions on the secondary side. These fast transients are coupled from one side to the other due to parasitic capacitance between the isolation boundary, which can lead to data corruption. This can be in the form of introducing jitter in the gate drive signal or inverting the signal altogether, leading to poor efficiency or even shoot-through in some cases. Thus, a defining metric for gate drivers is common-mode transient immunity (CMTI), which quantitatively describes the ability of an isolated gate driver to reject large common-mode transients between its input and output. The immunity of a driver needs to be high if the

slew rates in the system are high. Thus, CMTI numbers are particularly significant when operating at high frequencies and large bus voltages.

Conclusion

This article is intended to provide an introduction to gate drivers and, thus, the parameters discussed so far do not form an exhaustive list with regard to isolated gate driver specifications. There are other driver metrics such as supply voltage, allowable temperature, pinout, etc. that are a common consideration as with every electronic part. Some drivers, such as ADuM4135 and ADuM4136, also incorporate protection features or advanced sensing or control mechanisms. The variety of isolated gate drivers available in the market make it imperative for a system designer to understand all these specifications and features to make an informed decision about using appropriate drivers in relevant applications.

Author



Sanket Sapre



Sanket Sapre is an Applications Engineer at Analog Devices. He works in the Interface and

Isolation Technology Group and his responsibilities include isolated gate drivers that use *iCoupler*[®] technology to achieve isolation. He holds a B.E. in electronics engineering from University of Mumbai and an M.S. in electrical engineering from University of Colorado Boulder.

