DCC006: Organização de Computadores I

(Entrega:30/11/22)

(2.5 pontos)

## Trabalho Prático #2

Professor: Omar Paranaíba Vilela Neto e Daniel Fernandes Macedo

Monitor: Gabriel Novy

Antes de começar seu trabalho, leia todas as instruções abaixo.

- O trabalho pode ser feito em grupos compostos por até 3 alunos.
- Cópias de trabalho acarretarão em devida penalização às partes envolvidas.
- Entregas após o prazo serão aceitas, porém haverá uma penalização. Quanto maior o atraso maior a penalização.
- O objetivo desse trabalho é te familiarizar com a Linguagem de Descrição de Hardware Verilog. Será disponibilizado no moodle um arquivo .ipynb com uma implementação do RISCV 5 estágios em Verilog. Sua tarefa neste trabalho será alterar o caminho de dados fornecido a fim de incluir mais operações e módulos.
   É necessário executar esse arquivo no Google Colab, sendo esta a plataforma que será utilizada para avaliar as submissões dos trabalhos.
- Você deve entregar um único arquivo zip, contendo um arquivo .ipynb com a implementação do caminho de dados com as funções pedidas a seguir, em Verilog. Note que todas as funções devem estar no mesmo caminho de dados, ou seja, o trabalho é incremental, você deve entregar somente um caminho de dados contendo todas as funções solicitadas.
- Deverão ser implementados os arquivos Verilog e os códigos de teste em assembly das instruções. As suas
  modificações devem ser feitas em uma cópia do código Verilog fornecido. É recomendado que você mostre as
  formas de onda, assim como mostradas nos exemplos do arquivo .ipynb fornecido.
- No mesmo arquivo zip contendo o caminho de dados, você deve enviar um relatório, em pdf, explicando suas decisões de projeto e contendo nome e matrícula de todos os integrantes do grupo.
- Cada grupo deve fazer somente uma submissão.

Problema 4: BLTU - Branch Less Than

# #Para mais informações sobre o funcionamento dessa instrução confira a documentação do RISC-V https://github.com/riscv/riscv-isa-manual/releases/latest Problema 2: AND - AND logic #Para mais informações sobre o funcionamento dessa instrução confira a documentação do RISC-V https://github.com/riscv/riscv-isa-manual/releases/latest Problema 3: J - Jump (5.0 pontos) #Para mais informações sobre o funcionamento dessa instrução confira a documentação do RISC-V https://github.com/riscv/riscv-isa-manual/releases/latest

#Para mais informações sobre o funcionamento dessa instrução confira a documentação do RISC-V https://github.com/riscv/riscv-isa-manual/releases/latest

31		25	24	20	19	15	14	12	11		7	6		o	
			imm[31:12]							rd			opcode		Type-U
		im	m[20 10:1 11 19:	12]						rd			opcode		Type-UJ
		imm[11:0]				rs1	fund	t3		rd			opcode		Type-I
	imm[12 10:5	5]	rs2			rs1	fund	t3	imm	[4:1 1:	1]		opcode		Type-SB
	imm[11:5]		rs2			rs1	fund	t3	im	m[4:0]			opcode		Type-S
	funct5	funct2	rs2			rs1	fund	t3		rd			opcode		Type-R

**RV32I** Base Integer Instruction Set

					-1[24, 42]											
0111	rd			[31:12]	simm[31:12]											
0111	rd			[31:12]	simm											
1111	rd			0:1 11 19:12]	m[20 1	sim										
0111	rd	000	rs1		]	imm[11:0]	S									
0011	simm[4:1 11]	000	rs1	rs2		5]	[12 10:5	simm								
0011	simm[4:1 11]	001	rs1	rs2			[12 10:									
0011	simm[4:1 11]	100	rs1	rs2		5]	[12 10:	simm								
0011	simm[4:1 11]	101	rs1	rs2		5]	[12 10:	simm								
0011	simm[4:1 11]	110	rs1	rs2		5]	[12 10:	simm								
0011	simm[4:1 11]	111	rs1	rs2		5]	[12 10:	simm								
0011	rd	000	rs1		]	imm[11:0]	S									
0011	rd	001	rs1		]	imm[11:0]	S									
0011	rd	010	rs1			imm[11:0]										
0011	rd	100	rs1			imm[11:0]										
0011	rd	101	rs1			imm[11:0]										
0011	simm[4:0]	000	rs1	rs2												
0011	simm[4:0]	001	rs1	rs2	simm[11:5] rs2											
0011	simm[4:0]	010	rs1	rs2												
0011	rd	000	rs1		simm[11:0]											
0011	rd	010	rs1		1	imm[11:0]	S									
0011	rd	011	rs1			imm[11:0]										
0011	rd	100	rs1		]	imm[11:0]	S									
0011	rd	110	rs1		]	imm[11:0]	S									
0011	rd	111	rs1					imm[11:0]	S							
0011	rd	001	rs1	amt[4:0]		00		00000								
0011	rd	101	rs1	amt[4:0]		00	)	00000								
0011	rd	101	rs1	amt[4:0]	sha	00	)	01000								
0011	rd	000	rs1	rs2				00	)	00000						
0011	rd	000	rs1					rs2						00	)	01000
0011	rd	001	rs1	rs2		00	)	00000								
0011	rd	010	rs1	rs2				00		00000						
0011	rd	011	rs1	rs2				00	)	00000						
0011	rd	100	rs1	rs2		00	)	00000								
0011	rd	101	rs1	rs2		00000 00										
0011	 rd	101	rs1	rs2		01000 00										
0011	 rd	110	rs1	rs2		00										
0011	rd	111	rs1	rs2		00		00000								
1111	 00000	000	00000	succ	pred	pred	pred	0000								
1111	00000	001	00000		0000000 00000											

LUI rd, imm AUIPC rd, offset JAL rd, offset JALR rd, rs1, offset BEQ rs1, rs2, offset BNE rs1, rs2, offset BLT rs1, rs2, offset BGE rs1, rs2, offset BLTU rs1, rs2, offset BGEU rs1, rs2, offset LB rd, offset(rs1) LH rd, offset(rs1) LW rd, offset(rs1) LBU rd, offset(rs1) LHU rd, offset(rs1) SB rs2, offset(rs1) SH rs2, offset(rs1) SW rs2, offset(rs1) ADDI rd, rs1, imm SLTI rd, rs1, imm SLTIU rd, rs1, imm XORI rd, rs1, imm ORI rd, rs1, imm ANDI rd, rs1, imm SLLI rd, rs1, imm SRLI rd, rs1, imm SRAI rd, rs1, imm ADD rd, rs1, rs2 SUB rd, rs1, rs2 SLL rd, rs1, rs2 SLT rd, rs1, rs2 SLTU rd, rs1, rs2 XOR rd, rs1, rs2 SRL rd, rs1, rs2 SRA rd, rs1, rs2 OR rd, rs1, rs2 AND rd, rs1, rs2 FENCE pred, succ FENCE.I

0	0	6	7		11	12	14	15		19	20		24	25	1	31
Type-I	opcode			rd		ct3	fun		rs1					imm[11:0]		
Type-S	opcode		:0]	mm[4:0	in	ct3	fun		rs1			rs2		5]	imm[11	
Type-R	opcode			rd		ct3	fun		rs1			rs2		funct2	funct5	

RV64I Base Integer Instruction Set (in addition to RV32I)

	RV64I Base Integer Instruction Set (in addition to RV32I)												
9	simm[	11:0]	rs1	110	rd	0000011							
	simm[	11:0]	rs1	011	rd	0000011							
simm[11	:5]	rs2	rs1	011	simm[4:0]	0100011							
00000	0	shamt[5:0]	rs1	001	rd	0010011							
00000	0	shamt[5:0]	rs1	101	rd	0010011							
01000	0	shamt[5:0]	rs1	101	rd	0010011							
	simm[	11:0]	rs1	000	rd	0011011							
000000	00	shamt[4:0]	rs1	001	rd	0011011							
000000	00	shamt[4:0]	rs1	101	rd	0011011							
010000	00	shamt[4:0]	rs1	101	rd	0011011							
00000	00	rs2	rs1	000	rd	0111011							
01000	00	rs2	rs1	000	rd	0111011							
00000	00	rs2	rs1	001	rd	0111011							
00000	00	rs2	rs1	101	rd	0111011							
01000	00	rs2	rs1	101	rd	0111011							

LWU rd, offset(rs1)
LD rd, offset(rs1)
SD rs2, offset(rs1)
SLLI rd, rs1, imm
SRLI rd, rs1, imm
SRAI rd, rs1, imm
ADDIW rd, rs1, imm
SLLIW rd, rs1, imm
SRLIW rd, rs1, imm
SRAIW rd, rs1, imm
ADDW rd, rs1, imm
ADDW rd, rs1, rs2
SUBW rd, rs1, rs2
SRLW rd, rs1, rs2
SRLW rd, rs1, rs2
SRAW rd, rs1, rs2

# RV128I Base Integer Instruction Set (in addition to RV64I)

				(		,				
5	simm[11:0	]	rs1	111	rd	0000011				
	simm[11:0	]	rs1	010	rd	0001111				
simm[11	:5]	rs2	rs1	100	simm[4:0]	0100011				
00000	sh	amt[6:0]	rs1	001	rd	0010011				
00000	sh	amt[6:0]	rs1	101	rd	0010011				
01000	sh	amt[6:0]	rs1	101	rd	0010011				
5	simm[11:0	•	rs1	000	rd	1011011				
000000		shamt[5:0]	rs1	001	rd	1011011				
000000		shamt[5:0]	rs1	101	rd	1011011				
010000		shamt[5:0]	rs1	101	rd	1011011				
00000	ÓO	rs2	rs1	000	rd	1111011				
01000	00	rs2	rs1	000	rd	1111011				
00000	00000 00		00 rs2		00 rs2		rs1	001	rd	1111011
00000	00000 00		rs1	101	rd	1111011				
01000	00	rs2	rs1	101	rd	1111011				

LDU rd, offset(rs1)
LQ rd, offset(rs1)
SQ rs2, offset(rs1)
SLLI rd, rs1, imm
SRLI rd, rs1, imm
SRAI rd, rs1, imm
ADDID rd, rs1, imm
SLLID rd, rs1, imm
SRLID rd, rs1, imm
SRLID rd, rs1, imm
SRLID rd, rs1, imm
SRAID rd, rs1, imm
ADDD rd, rs1, rs2
SUBD rd, rs1, rs2
SLLD rd, rs1, rs2
SRLD rd, rs1, rs2
SRLD rd, rs1, rs2
SRAD rd, rs1, rs2

### RV32M Standard Extension for Integer Multiply and Divide

00000	01	rs2	rs1	000	rd	0110011
00000	01	rs2	rs1	001	rd	0110011
00000	01	rs2	rs1	010	rd	0110011
00000	01	rs2	rs1	011	rd	0110011
00000	01	rs2	rs1	100	rd	0110011
00000	01	rs2	rs1	101	rd	0110011
00000	01	rs2	rs1	110	rd	0110011
00000	01	rs2	rs1	111	rd	0110011

MUL rd, rs1, rs2 MULH rd, rs1, rs2 MULHSU rd, rs1, rs2 MULHU rd, rs1, rs2 DIV rd, rs1, rs2 DIVU rd, rs1, rs2 REM rd, rs1, rs2 REMU rd, rs1, rs2

31	25	24 20	19 15	14 12	11 7	6 0	
funct5	funct2	rs2	rs1	funct3	rd	opcode	Type-R

RV64M Standard Extension for Integer Multiply and Divide (in addition to RV32M)

00000	01	rs2	rs1	000	rd	0111011
00000	01	rs2	rs1	100	rd	0111011
00000	01	rs2	rs1	101	rd	0111011
00000	01	rs2	rs1	110	rd	0111011
00000	01	rs2	rs1	111	rd	0111011

MULW rd, rs1, rs2 DIVW rd, rs1, rs2 DIVUW rd, rs1, rs2 REMW rd, rs1, rs2 REMUW rd, rs1, rs2

RV128M Standard Extension for Integer Multiply and Divide (in addition to RV64M)

00000	01	rs2	rs1	000	rd	1111011
00000	01	rs2	rs1	100	rd	1111011
00000	01	rs2	rs1	101	rd	1111011
00000	01	rs2	rs1	110	rd	1111011
00000	01	rs2	rs1	111	rd	1111011

MULD rd, rs1, rs2 DIVD rd, rs1, rs2 DIVUD rd, rs1, rs2 REMD rd, rs1, rs2 REMUD rd, rs1, rs2

**RV32A Standard Extension for Atomic Instructions** 

00010	aq	rl	00000	rs1	010	rd	0101111
00011	aq	rl	rs2	rs1	010	rd	0101111
00001	aq	rl	rs2	rs1	010	rd	0101111
00000	aq	rl	rs2	rs1	010	rd	0101111
00100	aq	rl	rs2	rs1	010	rd	0101111
01000	aq	rl	rs2	rs1	010	rd	0101111
01100	aq	rl	rs2	rs1	010	rd	0101111
10000	aq	rl	rs2	rs1	010	rd	0101111
10100	aq	rl	rs2	rs1	010	rd	0101111
11000	aq	rl	rs2	rs1	010	rd	0101111
11100	aq	rl	rs2	rs1	010	rd	0101111

LR.W aqrl, rd, (rs1)
SC.W aqrl, rd, rs2, (rs1)
AMOSWAP.W aqrl, rd, rs2, (rs1)
AMOADD.W aqrl, rd, rs2, (rs1)
AMOOR.W aqrl, rd, rs2, (rs1)
AMOOR.W aqrl, rd, rs2, (rs1)
AMOAND.W aqrl, rd, rs2, (rs1)
AMOAND.W aqrl, rd, rs2, (rs1)
AMOMIN.W aqrl, rd, rs2, (rs1)
AMOMAX.W aqrl, rd, rs2, (rs1)
AMOMINU.W aqrl, rd, rs2, (rs1)
AMOMINU.W aqrl, rd, rs2, (rs1)
AMOMAXU.W aqrl, rd, rs2, (rs1)

RV64A Standard Extension for Atomic Instructions (in addition to RV32A)

The standard Extension for Atomic Instructions (in addition to http://												
00010	aq	rl	00000	rs1	011	rd	0101111					
00011	aq	rl	rs2	rs1	011	rd	0101111					
00001	aq	rl	rs2	rs1	011	rd	0101111					
00000	aq	rl	rs2	rs1	011	rd	0101111					
00100	aq	rl	rs2	rs1	011	rd	0101111					
01000	aq	rl	rs2	rs1	011	rd	0101111					
01100	aq	rl	rs2	rs1	011	rd	0101111					
10000	aq	rl	rs2	rs1	011	rd	0101111					
10100	aq	rl	rs2	rs1	011	rd	0101111					
11000	aq	rl	rs2	rs1	011	rd	0101111					
11100	aq	rl	rs2	rs1	011	rd	0101111					

LR.D aqrl, rd, (rs1)

SC.D aqrl, rd, rs2, (rs1)

AMOSWAP.D aqrl, rd, rs2, (rs1)

AMOADD.D aqrl, rd, rs2, (rs1)

AMOXOR.D aqrl, rd, rs2, (rs1)

AMOOR.D aqrl, rd, rs2, (rs1)

AMOAND.D aqrl, rd, rs2, (rs1)

AMOAND.D aqrl, rd, rs2, (rs1)

AMOMIN.D aqrl, rd, rs2, (rs1)

AMOMAX.D aqrl, rd, rs2, (rs1)

AMOMINU.D aqrl, rd, rs2, (rs1)

AMOMINU.D aqrl, rd, rs2, (rs1)

AMOMAXU.D aqrl, rd, rs2, (rs1)

31	25	24		20	19		15	14	12	11		7	6		0	
funct5	funct2		rs2			rs1		fun	ct3		rd			opcode		Type-R
	imm[11:0]					rs1		fun	ct3		rd			opcode		Type-I
imm[11:	:5]		rs2			rs1		fun	ct3	in	nm[4:0	]		opcode		Type-S
rs3	funct2		rs2			rs1		fun	ct3		rd			opcode		Type-R4

RV128A Standard Extension for Atomic Instructions (in addition to RV64A)

KV128A	4 Sta	ndai	a Extension	for Atomic I	nstruction	is (in additio	n to KV64A)
00010	aq	rl	00000	rs1	100	rd	0101111
00011	aq	rl	rs2	rs1	100	rd	0101111
00001	aq	rl	rs2	rs1	100	rd	0101111
00000	aq	rl	rs2	rs1	100	rd	0101111
00100	aq	rl	rs2	rs1	100	rd	0101111
01000	aq	rl	rs2	rs1	100	rd	0101111
01100	aq	rl	rs2	rs1	100	rd	0101111
10000	aq	rl	rs2	rs1	100	rd	0101111
10100	aq	rl	rs2	rs1	100	rd	0101111
11000	aq	rl	rs2	rs1	100	rd	0101111
11100	aq	rl	rs2	rs1	100	rd	0101111

LR.Q aqrl, rd, (rs1)
SC.Q aqrl, rd, rs2, (rs1)
AMOSWAP.Q aqrl, rd, rs2, (rs1)
AMOADD.Q aqrl, rd, rs2, (rs1)
AMOXOR.Q aqrl, rd, rs2, (rs1)
AMOOR.Q aqrl, rd, rs2, (rs1)
AMOAND.Q aqrl, rd, rs2, (rs1)
AMOMIN.Q aqrl, rd, rs2, (rs1)
AMOMAX.Q aqrl, rd, rs2, (rs1)
AMOMINU.Q aqrl, rd, rs2, (rs1)
AMOMINU.Q aqrl, rd, rs2, (rs1)
AMOMINU.Q aqrl, rd, rs2, (rs1)

### **RV32S Standard Extension for Supervisor-level Instructions**

EC	1110011	00000	000	00000	00000	0000000	
EBI	1110011	00000	000	00000	00001	0000000	
UR	1110011	00000	000	00000	00010	00	000000
SRI	1110011	00000	000	00000	00010	00	000100
HR	1110011	00000	000	00000	00010	00	001000
MF	1110011	00000	000	00000	00010	00	001100
DR	1110011	00000	000	00000	10010	01	011110
SFE	1110011	00000	000	rs1	00100	00	00010
WF	1110011	00000	000	00000	00101	00	000100
CSF	1110011	rd	001	rs1	-	csr[11:0]	
CSF	1110011	rd	010	rs1		csr[11:0]	
CSF	1110011	rd	011	rs1		csr[11:0]	
CSF	1110011	rd	101	uimm[4:0]		csr[11:0]	
CSF	1110011	rd	110	uimm[4:0]	csr[11:0]		
CSF	1110011	rd	111	uimm[4:0]		csr[11:0]	
CS	1110011	rd	111	uimm[4:0]		csr[11:0]	

CALL
BREAK
URET
RET
URET
FENCE.VM rs1
VFI
SRRW rd, csr, rs1
SRRC rd, csr, rs1
SRRC rd, csr, zimm
SRRSI rd, csr, zimm

# **RV32F Standard Extension for Single-Precision Floating-Point**

				B		
simm[11:0]			rs1	010	frd	0000111
simm[1:	1:5]	frs2	rs1	010	simm[4:0]	0100111
frs3	00	frs2	frs1	rm	frd	1000011
frs3	00	frs2	frs1	rm	frd	1000111
frs3	00	frs2	frs1	rm	frd	1001011
frs3	00	frs2	frs1	rm	frd	1001111
00000	00	frs2	frs1	rm	frd	1010011
00001	00	frs2	frs1	rm	frd	1010011
00010	00	frs2	frs1	rm	frd	1010011
00011	00	frs2	frs1	rm	frd	1010011
00100	00	frs2	frs1	000	frd	1010011
00100	00	frs2	frs1	001	frd	1010011

FLW frd, offset(rs1)
FSW frs2, offset(rs1)
FMADD.S rm, frd, frs1, frs2, frs3
FMSUB.S rm, frd, frs1, frs2, frs3
FNMSUB.S rm, frd, frs1, frs2, frs3
FNMADD.S rm, frd, frs1, frs2, frs3
FADD.S rm, frd, frs1, frs2
FSUB.S rm, frd, frs1, frs2
FMUL.S rm, frd, frs1, frs2
FDIV.S rm, frd, frs1, frs2
FSGNJ.S frd, frs1, frs2
FSGNJN.S frd, frs1, frs2
FSGNJN.S frd, frs1, frs2

	6 0	6	7	11	12	14	15		19	20	24		25	31	
Type-R	opcode		rd		ct3	fun		rs1			rs2	Τ	funct2	funct5	
Type-I	opcode		rd		ct3	fun		rs1				0]	imm[11:0		
Type-S	opcode		nm[4:0]	im	ct3	fun		rs1			rs2	T	:5]	imm[11	
Type-R4	opcode		rd		ct3	fun		rs1			rs2	Τ	funct2	rs3	
funct5         funct2         rs2         rs1         funct3         rd         opcode           imm[11:0]         rs1         funct3         rd         opcode           imm[11:5]         rs2         rs1         funct3         imm[4:0]         opcode	funct5         funct2         rs2         rs1         funct3         rd           imm[11:0]         rs1         funct3         rd           imm[11:5]         rs2         rs1         funct3         imm[4:0]	funct5         funct2         rs2         rs1         funct3         rd           imm[11:0]         rs1         funct3         rd           imm[11:5]         rs2         rs1         funct3         imm[4:0]	funct5         funct2         rs2         rs1         funct3           imm[11:0]         rs1         funct3           imm[11:5]         rs2         rs1         funct3           imm[11:5]         rs2         rs1         funct3	funct5         funct2         rs2         rs1         funct3           imm[11:0]         rs1         funct3           imm[11:5]         rs2         rs1         funct3	funct5         funct2         rs2         rs1         fun           imm[11:0]         rs1         fun           imm[11:5]         rs2         rs1         fun	funct5         funct2         rs2         rs1           imm[11:0]         rs1           imm[11:5]         rs2         rs1	funct5         funct2         rs2         rs1           imm[11:0]         rs1           imm[11:5]         rs2         rs1	funct5   funct2   rs2	funct5   funct2   rs2   imm[11:0]   imm[11:5]   rs2	funct5	funct5 funct2 imm[11:0] imm[11:5]	funct5   funct2 imm[11:0 imm[11:5]	funct5 imm[11		

RV32F Standard Extension for Single-Precision Floating-Point contd

	J J	Iddia Exteris				
00100	00	frs2	frs1	010	frd	1010011
00101	00	frs2	frs1	000	frd	1010011
00101	00	frs2	frs1	001	frd	1010011
01011	00	00000	frs1	rm	frd	1010011
10100	00	frs2	frs1	000	rd	1010011
10100	00	frs2	frs1	001	rd	1010011
10100	00	frs2	frs1	010	rd	1010011
11000	00	00000	frs1	rm	rd	1010011
11000	00	00001	frs1	rm	rd	1010011
11010	00	00000	rs1	rm	frd	1010011
11010	00	00001	rs1	rm	frd	1010011
11100	00	00000	frs1	000	rd	1010011
11100	00	00000	frs1	001	rd	1010011
11110	00	00000	rs1	000	frd	1010011

FSGNJX.S frd, frs1, frs2 FMIN.S frd, frs1, frs2 FMAX.S frd, frs1, frs2 FSQRT.S rm, frd, frs1 FLE.S rd, frs1, frs2 FLT.S rd, frs1, frs2 FEQ.S rd, frs1, frs2 FCVT.W.S rm, rd, frs1 FCVT.WU.S rm, rd, frs1 FCVT.S.W rm, frd, rs1 FCVT.S.WU rm, frd, rs1 FCVT.S.WU rm, frd, rs1 FMV.X.S rd, frs1 FCLASS.S rd, frs1 FMV.S.X frd, rs1

# RV64F Standard Extension for Single-Precision Floating-Point (in addition to RV32F)

11000	00	00010	frs1	rm	rd	1010011
11000	00	00011	frs1	rm	rd	1010011
11010	00	00010	rs1	rm	frd	1010011
11010	00	00011	rs1	rm	frd	1010011

FCVT.L.S rm, rd, frs1 FCVT.LU.S rm, rd, frs1 FCVT.S.L rm, frd, rs1 FCVT.S.LU rm, frd, rs1

RV32D Standard Ex	ctension for	Double-Precision	Floating-Point
-------------------	--------------	------------------	----------------

Γ	simm[11:0]		]	rs1	011	frd	0000111	FLD frd, offset(rs1)
Γ	simm[11:5] frs2		rs1	011	simm[4:0]	0100111	FSD frs2, offset(rs1)	
Γ	frs3	01	frs2	frs1	rm	frd	1000011	FMADD.D rm, frd, frs1, frs2, frs3
	frs3	01	frs2	frs1	rm	frd	1000111	FMSUB.D rm, frd, frs1, frs2, frs3
	frs3	01	frs2	frs1	rm	frd	1001011	FNMSUB.D rm, frd, frs1, frs2, frs3
Γ	frs3	01	frs2	frs1	rm	frd	1001111	FNMADD.D rm, frd, frs1, frs2, frs3
Γ	00000	01	frs2	frs1	rm	frd	1010011	FADD.D rm, frd, frs1, frs2
Γ	00001	01	frs2	frs1	rm	frd	1010011	FSUB.D rm, frd, frs1, frs2
	00010	01	frs2	frs1	rm	frd	1010011	FMUL.D rm, frd, frs1, frs2
	00011	01	frs2	frs1	rm	frd	1010011	FDIV.D rm, frd, frs1, frs2
Γ	00100	01	frs2	frs1	000	frd	1010011	FSGNJ.D frd, frs1, frs2
	00100	01	frs2	frs1	001	frd	1010011	FSGNJN.D frd, frs1, frs2
	00100	01	frs2	frs1	010	frd	1010011	FSGNJX.D frd, frs1, frs2
	00101	01	frs2	frs1	000	frd	1010011	FMIN.D frd, frs1, frs2
Γ	00101	01	frs2	frs1	001	frd	1010011	FMAX.D frd, frs1, frs2
	01000	00	00001	frs1	rm	frd	1010011	FCVT.S.D rm, frd, frs1
	01000	01	00000	frs1	rm	frd	1010011	FCVT.D.S rm, frd, frs1
	01011	01	00000	frs1	rm	frd	1010011	FSQRT.D rm, frd, frs1
	10100	01	frs2	frs1	000	rd	1010011	FLE.D rd, frs1, frs2
	10100	01	frs2	frs1	001	rd	1010011	FLT.D rd, frs1, frs2
	10100	01	frs2	frs1	010	rd	1010011	FEQ.D rd, frs1, frs2

	0	6	7	11	12	14	15		19	20	24	25	31	
Type-R	opcode		d	rd	ct3	fun		rs1		2	rs2	funct2	funct5	
Type-I	opcode		d	rd	ct3	fun		rs1			j	imm[11:0]		
Type-S	opcode		[4:0]	imm[4:	ct3	fun		rs1		2	rs2	:5]	imm[11	
Type-R	opcode		d	rd	ct3	fun		rs1		2	rs2	funct2	rs3	

RV32D Standard Extension for Double-Precision Floating-Point contd

	J J.U.	madra Externa			o	omic comes	
11000	01	00000	frs1	rm	rd	1010011	ı
11000	01	00001	frs1	rm	rd	1010011	
11010	01	00000	rs1	rm	frd	1010011	
11010	01	00001	rs1	rm	frd	1010011	
11100	01	00000	frs1	001	rd	1010011	

FCVT.W.D rm, rd, frs1 FCVT.WU.D rm, rd, frs1 FCVT.D.W rm, frd, rs1 FCVT.D.WU rm, frd, rs1 FCLASS.D rd, frs1

RV64D Standard Extension for Double-Precision Floating-Point (in addition
---

11000	01	00010	frs1	rm	rd	1010011
11000	01	00011	frs1	rm	rd	1010011
11100	01	00000	frs1	000	rd	1010011
11010	01	00010	rs1	rm	frd	1010011
11010	01	00011	rs1	rm	frd	1010011
11110	01	00000	rs1	000	frd	1010011

FCVT.L.D rm, rd, frs1
FCVT.LU.D rm, rd, frs1
FMV.X.D rd, frs1
FCVT.D.L rm, frd, rs1
FCVT.D.LU rm, frd, rs1
FMV.D.X frd, rs1

RV32Q Standard	Extension for	or Quadruple	-Precision F	loating-Point

	simm[11:0	]	rs1	100	frd	0000111	FLQ frd, offset(rs1)
simm[11	:5]	frs2	rs1	100	simm[4:0]	0100111	FSQ frs2, offset(rs1)
frs3	11	frs2	frs1	rm	frd	1000011	FMADD.Q rm, frd, frs1, frs2, frs3
frs3	11	frs2	frs1	rm	frd	1000111	FMSUB.Q rm, frd, frs1, frs2, frs3
frs3	11	frs2	frs1	rm	frd	1001011	FNMSUB.Q rm, frd, frs1, frs2, frs3
frs3	11	frs2	frs1	rm	frd	1001111	FNMADD.Q rm, frd, frs1, frs2, frs3
00000	11	frs2	frs1	rm	frd	1010011	FADD.Q rm, frd, frs1, frs2
00001	11	frs2	frs1	rm	frd	1010011	FSUB.Q rm, frd, frs1, frs2
00010	11	frs2	frs1	rm	frd	1010011	FMUL.Q rm, frd, frs1, frs2
00011	11	frs2	frs1	rm	frd	1010011	FDIV.Q rm, frd, frs1, frs2
00100	11	frs2	frs1	000	frd	1010011	FSGNJ.Q frd, frs1, frs2
00100	11	frs2	frs1	001	frd	1010011	FSGNJN.Q frd, frs1, frs2
00100	11	frs2	frs1	010	frd	1010011	FSGNJX.Q frd, frs1, frs2
00101	11	frs2	frs1	000	frd	1010011	FMIN.Q frd, frs1, frs2
00101	11	frs2	frs1	001	frd	1010011	FMAX.Q frd, frs1, frs2
01000	00	00011	frs1	rm	frd	1010011	FCVT.S.Q rm, frd, frs1
01000	11	00000	frs1	rm	frd	1010011	FCVT.Q.S rm, frd, frs1
01000	01	00011	frs1	rm	frd	1010011	FCVT.D.Q rm, frd, frs1
01000	11	00001	frs1	rm	frd	1010011	FCVT.Q.D rm, frd, frs1
01011	11	00000	frs1	rm	frd	1010011	FSQRT.Q rm, frd, frs1
10100	11	frs2	frs1	000	rd	1010011	FLE.Q rd, frs1, frs2
10100	11	frs2	frs1	001	rd	1010011	FLT.Q rd, frs1, frs2
10100	11	frs2	frs1	010	rd	1010011	FEQ.Q rd, frs1, frs2
11000	11	00000	frs1	rm	rd	1010011	FCVT.W.Q rm, rd, frs1
11000	11	00001	frs1	rm	rd	1010011	FCVT.WU.Q rm, rd, frs1
11010	11	00000	rs1	rm	frd	1010011	FCVT.Q.W rm, frd, rs1
11010	11	00001	rs1	rm	frd	1010011	FCVT.Q.WU rm, frd, rs1
11100	11	00000	frs1	001	rd	1010011	FCLASS.Q rd, frs1

31	25	24	20	19	15	14	12	11	7	6	C	
funct5	funct2	r	rs2	rs1		fun	ct3		rd		opcode	Type-R

RV64Q Standard Extension for Quadruple-Precision Floating-Point (in addition to RV32Q)

11000	11	00010	frs1	rm	rd	1010011
11000	11	00011	frs1	rm	rd	1010011
11010	11	00010	rs1	rm	frd	1010011
11010	11	00011	rs1	rm	frd	1010011
11100	11	00000	frs1	000	rd	1010011
11110	11	00000	rs1	000	frd	1010011

FCVT.L.Q rm, rd, frs1 FCVT.LU.Q rm, rd, frs1 FCVT.Q.L rm, frd, rs1 FCVT.Q.LU rm, frd, rs1 FMV.X.Q rd, frs1 FMV.Q.X frd, rs1

15	13	12	10	9	7	6	5	4	2	1	0	
	funct3			imm8				rd'		ор		Type-CIW
	funct3	imn	13	n	s1'	imm	2	rd'		ор		Type-CL
	funct3	imn	13	n	s1'	imm	2	rs2'		ор		Type-CS
	funct3	imm1		rd/rs1				imm5		ор		Type-CI
	funct3		imm11							ор		Type-CJ
	funct3	imn	13	n	s1'			imm5		ор		Type-CB
	funct4			rd/rs1				rs2		ор		Type-CR
	funct3		imm6					rs2		ор		Type-CSS

**RV32C Standard Extension for Compressed Instructions** 

000 nzuimm[5:4|9:6|2|3] 00 rď C.ADDI4SPN rd, rs1, imm 001 uimm[5:3] uimm[7:6] frď 00 rs1' C.FLD frd, offset(rs1) rs1' uimm[2|6] rď 00 010 uimm[5:3] C.LW rd, offset(rs1) uimm[5:3] uimm[2|6] 011 rs1' frď 00 C.FLW frd, offset(rs1) 101 uimm[5:3] rs1' uimm[7:6] frs2' 00 C.FSD frs2, offset(rs1) 110 rs2 00 uimm[5:3] rs1 uimm[2|6] C.SW rs2, offset(rs1) 111 uimm[5:3] rs1' uimm[2|6] frs2' 00 C.FSW frs2, offset(rs1) 00000 00000 000 0 01 C.NOP rs1/rd/= 0 000 nzsimm[5] nzsimm[4:0] 01 C.ADDI rd, rs1, imm 001 simm[11|4|9:8|10|6|7|3:1|5] 01 C.JAL rd, offset 010 simm[5] rs1/rd/= 0 simm[4:0] 01 C.LI rd, rs1, imm 011 nzsimm[9] rs1/rd= 2 nzsimm[4|6|8:7|5] 01 C.ADDI16SP rd, rs1, imm 011 nzsimm[17] rd/= {0, 2} nzsimm[16:12] 01 C.LUI rd, imm 00 rs1'/rd' nzuimm[4:0] 01 100 0 C.SRLI rd, rs1, imm 100 0 01 rs1'/rd' nzuimm[4:0] 01 C.SRAI rd, rs1, imm 10 100 nzsimm[5] rs1'/rd' nzsimm[4:0] 01 C.ANDI rd, rs1, imm 100 00 01 011 rs1'/rd' rs2 C.SUB rd, rs1, rs2 100 011 rs1'/rd' 01 rs2 01 C.XOR rd, rs1, rs2 011 rs1'/rd' 10 rs2 01 100 C.OR rd, rs1, rs2 011 rs1'/rd' 100 11 rs2' 01 C.AND rd. rs1, rs2 100 111 rs1'/rd' 00 rs2' 01 100 111 rs1'/rd' 01 01 rs2 101

110

111

000

001

010

011

100

100

100

101

110

111

1000

1001

C.SUBW rd, rs1, rs2 C.ADDW rd, rs1, rs2 simm[11|4|9:8|10|6|7|3:1|5] 01 C.J rd, offset simm[8|4:3] simm[7:6|2:1|5] rs1' 01 C.BEQZ rs1, rs2, offset simm[8|4:3] rs1' simm[7:6|2:1|5] 01 C.BNEZ rs1, rs2, offset 0 rs1/rd⊭ 0 nzuimm[4:0] 10 C.SLLI rd, rs1, imm uimm[4:3|8:6] uimm[5] frd 10 C.FLDSP frd, offset(rs1) rd/= 0 uimm[5] uimm[4:2|7:6] 10 C.LWSP rd, offset(rs1) uimm[5] frd uimm[4:2|7:6] 10 C.FLWSP frd, offset(rs1) rd" rs1 00000 10 C.JR rd, rs1, offset rd/= 0 rs2/= 0 10 C.MV rd, rs1, rs2 1 00000 00000 10 C.EBREAK rd" 00000 10 rs1 C.JALR rd, rs1, offset rs2/= 0 rs1/rd/= 0 10 C.ADD rd, rs1, rs2 uimm[5:3|8:6] frs2 10 C.FSDSP frs2, offset(rs1) uimm[5:2|7:6] rs2 10 C.SWSP rs2. offset(rs1) uimm[5:2|7:6] frs2 10 C.FSWSP frs2, offset(rs1)

	15	13	12	10	9	7	6	5	4	2	1		0	
	funct3		imr	m3	rs1'		imm2	2	r	ď		ор		Type-CL
ſ	funct3		imr	m3	rs1'		imm2	2	rs	2'		ор		Type-CS
ſ	funct3		imm1		rd/rs1				imm5			ор		Type-CI
	funct3		imr	m3	rs1'				imm5			ор		Type-CB
ſ	funct3			imm6					rs2			op		Type-CSS

RV64C Standard Extension for Compressed Instructions (in addition to RV32C)

	Trove Standard Extension for Compressed mistractions (in addition to htts20)										
011	uimm[5:3]		rs1'	uimm[7:6]	rd'	00					
111	uimm[5:3]		rs1'	uimm[7:6] rs2'		00					
001	simm[5]	rs	1/rd/= 0	si	mm[4:0]	01					
100	nzuimm[5]	00	rs1'/rd'	nzu	ıimm[4:0]	01					
100	nzuimm[5]	01	rs1'/rd'	nzu	ıimm[4:0]	01					
000	nzuimm[5]	rs	1/rd/= 0	nzu	ıimm[4:0]	10					
011	uimm[5]		rd⊭ 0	uim	m[4:3 8:6]	10					
111		uimm[5:3	8:6]		rs2	10					

C.LD rd, offset(rs1)
C.SD rs2, offset(rs1)
C.ADDIW rd, rs1, imm
C.SRLI rd, rs1, imm
C.SRAI rd, rs1, imm
C.SLLI rd, rs1, imm
C.LDSP rd, offset(rs1)
C.SDSP rs2, offset(rs1)

# RV128C Standard Extension for Compressed Instructions (in addition to RV64C)

001	uimm[	5:4[8]	rs1'	uimm[7:6] rd'		00
101	uimm[	5:4[8]	rs1'	uimm[7:6] rs2'		00
001	uimm[5]		rd	uin	nm[4 9:6]	10
101		uimm[5:4]	9:6]		10	

C.LQ rd, offset(rs1)
C.SQ rs2, offset(rs1)
C.LQSP rd, offset(rs1)
C.SQSP rs2, offset(rs1)