


# Debugging Tips



- Module Instantiation
- Print out signal
- Waveform
- Breakpoint
- Schematic




- **■** Module Instantiation
- Print out signal
- Waveform
- Breakpoint
- Schematic




#### Module Instantiation

- Parameter value assignment by order
  - ProgramCounter PC( clk\_i, rst\_i,
    - pc\_in,
    - pc\_out);
- Parameter value assignment by name
  - ProgramCounter PC(


```
.clk_i(clk_i),
.pc_in_i(pc_in),
.rst_i(rst_i),
.pc_out_o(pc_out));
```




- Module Instantiation
- Print out signal
- Waveform
- Breakpoint
- Schematic




- \$\square\text{monitor} (\"%0\text{dns} :\\$\text{monitor: }a=\%b\\\ b=\%b\", \$\text{stime}, a, b);
  - Print parameters every time as one of its parameters changes.
- - Like printf in C, only print parameters once.




- \$\forall \forall \f
  - Like fprintf in C.
  - Used with \$fopen and \$fclose.
  - \$fdisplay is similar with \$fwrite but append "\n" automatically



\$monitor("a = %d, b = %d",
PC.pc\_in\_i, PC.pc\_out\_o);



- **■** \$monitor
  - 1ns :\$monitor: a=0 b=1
- \$\infty\$ \$\infty\$ \$\text{display}
  - 2ns :\$display: a=1 b=0
- \$fwrite
  - In a certain text file.
  - 1ns :\$fwrite : a=0 b=1




# Comparison


\$\square\$ \$\display\$ displays the result of simulation only when the display task occurs in your code.

\$\square \text{\$monitor continuously MONITORS its} \text{variables, when a variable changes its value, monitor displays the results.}

\$\boxed{\boxed}\$ \$\square\$ fwrite writes data into a text file.




- Module Instantiation
- Print out signal
- Waveform
- Breakpoint
- Schematic




Add following code:


```
initial begin
  $fsdbDumpfile("Top.fsdb");
  /*waveform file*/
  $fsdbDumpvars(0, "+mda");
  /*also dump 2D register*/
end
```





- Make sure you connect workstation with ssh –X icXX
  - -X: set display IP to the computer you are using
- Execute NC Verilog with parameter "+access+r"
  - \$ ncverilog Simulator.v Test\_Bench.v +access+r
- Use nWave to view waveform




\$nWave &










- Module Instantiation
- Print out signal
- Waveform
- Breakpoint
- Schematic




# Breakpoint

Insert "\$stop;" where you want to set breakpoint

```
else begin
  instr = Instr_Mem[pc_addr/4];
  decode;
  $stop;
  if(op == 6'd0)begin //R-type
```

It will stop simulation when it encounter \$stop

```
103000000
Simulation stopped via $stop(1) at time 20 NS + 1
./Simulator.v:97 $stop;
ncsim> ■
```




# Breakpoint

Continue simulation by "." or "run"

```
Simulation stopped via $stop(1) at time 60 NS + 1 ./Simulator.v:97 $stop; ncsim> .■
```


You can also restart from the beginning by "reset" and type "." or "run" to start simulation




# Breakpoint

"finish" or "exit" to exit simulation

```
Simulation stopped via $stop(1) at time 40 NS + 1
./Simulator.v:97 $stop;
ncsim> finish
```




- Module Instantiation
- Print out signal
- Waveform
- Breakpoint
- Schematic




# Compile with gui


- Make sure you connect workstation with ssh –X icXX
  - -X: set display IP to the computer you are using
- Execute NC Verilog with parameter "+access+r" and "+gui"
  - \$ ncverilog +access+r all your codes +gui



#### **Schematic**





## Schematic



# Schematic + breakpoint

Type "run" or "." to start, as mentioned in section "breakpoint"





# Schematic + breakpoint

It will show values of each block when encounter breakpoint

