
2017 Architecture

Project 2 – Single Cycle CPU



Outline

- Goal
- Grade



Outline

- Goal
 - Instructions
 - Project structure
 - Initial status
- Grade




Goal

- Implement instructions in behavior model of single cycle CPU
 - Given several components, try to combine them

R-type instruction

| Instruction | Example | Meaning | Op field | Function field |
|---|----------------|-----------------------------------|----------|----------------|
| ADD(Addition) | add r1, r2, r3 | r1 = r2 + r3 | 0x00 | 32(0x20) |
| SUB (Subtraction) | sub r1, r2, r3 | r1 = r2 - r3 | 0x00 | 34(0x22) |
| AND(Logic And) | and r1, r2, r3 | r1 = r2 & r3 | 0x00 | 36(0x24) |
| OR (Logic Or) | or r1, r2, r3 | r1 = r2 r3 | 0×00 | 37(0x25) |
| SLT(Set on Less Than) signed comparison | slt r1, r2, r3 | if (r2 < r3) r1 =1 else r1 = 0 | 0x00 | 42(0x2a) |




I-type instruction


| Instruction | Example | Meaning | Op field |
|--|------------------|---------------------------------------|----------|
| ADDI(Add Immediate) | addi r1, r2, 100 | r1 = r2 + 100 | 0x08 |
| LW | lw r1, 12(r2) | r1 = Memory[r2+12] | 0x23 |
| SW | sw r1, 12(r2) | Memory[r2+12] = r1 | 0x2B |
| SLTI (Set on Less Than Immediate) | slti r1, r2, 10 | if(r2 < 10) r1 = 1 else r1 = 0 | 0x0A |
| BEQ (Branch On Equal) | beq r1, r2, 25 | if (r1 == r2) go to PC+4+100 | 0x04 |

Immediate is signed for these instructions




Project Structure






Project Structure

- Good coding style
 - Only one module in one .v file
 - Module name has to be the same as filename
 Ex: module MUX() ... endmodule in MUX.v
- Modules are created and connected in one top-module(Simple_Single_CPU.v)
 - Some wires in Simple_Single_CPU.v (around the Reg_File) has been connected yet. DO NOT modify them.




Initial status

- Data memory and all registers should be set to 0 at the beginning
- PC start with 0
- Be able to reset program by rst_i



Outline

- Goal
- Grade
 - Test case
 - List of given source
 - Strict rule
 - Notice



Test Case

■ Three kinds of test case

| Type | Test case |
|------|--------------------------------------|
| 1 | ADD, SUB, AND, OR, SLT ADDI, SLTI |
| 2 | Type1 +BEQ |
| 3 | Type2 +LW,SW |



Example

■ Testcase 0


Format: Each line occupied by one assembly

code

Testcase_0.txt

addi \$1, \$0, 5 addi \$2, \$0, 6 slt \$3, \$1, \$2 add \$4, \$1, \$2 sub \$5, \$4, \$3 and \$6, \$5, \$4 slti \$7, \$5, 20 or \$8, \$6, \$4

Result



Example

Testcase 1

Testcase_1.txt

```
addi $1, $0, 19
addi $2, $0, 8
beq $0, $0, 2
slt $3, $2, $1
add $4, $1, $2
sub $5, $4, $3
and $6, $5, $4
slti $7, $5, 20
or $8, $1, $2
```

Result




Example

■ Testcase 2

Testcase_2.txt


```
addi $1, $0, 19
addi $2, $0, 8
sw $1, 0($10)
beq $0, $0, 1
slt $3, $2, $1
add $4, $1, $2
sub $5, $4, $3
beq $2, $0, 3
and $6, $5, $4
slti $7, $5, 20
lw $8, 0($10)
or $9, $1, $3
addi $1, $1, -4
```

Result




Source

- We will provide total 13 .v files
 - Adder.v
 - ALU.v
 - ALU_Ctrl.v
 - Data_Memory.v
 - Decoder.v
 - Instr_Memory.v (do not modify)
 - MUX_2to1.v
 - ProgramCounter.v
 - Reg_File.v (do not modify)
 - Shift_Left_Two_32.v
 - Sign_Extend.v
 - Simple_Single_CPU.v (the top-module)
 - Test_bench.v
- We provide a Makefile for you to write project. You don't have to upload it to iLMS.



Run simulation with makefile


- Put the makefile in your file directory
 - 1. type "make"
 - 2. makefile will do \$ ncverilog all .v file you need
- By using the makefile, you don't have to type "ncverilog ..." all the time



Strict rule

1. Do not modify Instr_Memory.v, Reg_File.v.
TA will replace it with our default version

2. Do not modify the wires that has been connected in Simple_Single_CPU.v




Strict rule

3. Do not add/modify any clock and rst settings in your program. (ex: #delay)

4. Do not change any file name of the given .v files.


5. There shouldn't be \$stop in your code



Notice

- Deadline: 5/14, 23:59
 - No reason for late submission

- Please upload all the .v files to iLMS.
 - No file I/O
 - No clk and rst setting
 - You don't have to upload Test_bench.v
 - DO NOT compress your file



Notice

Violation of each strict rule

-10 points

Copy -----

Get O point

■ 遲交 ------

Get O point

■ This project is related to Project 3, please work on it as soon as possible.

