

# Debugging Tips



# Outline

- ▣ Module Instantiation
- ▣ Print out signal
- ▣ Waveform
- ▣ Breakpoint
- ▣ Schematic

# Outline

- ▣ Module Instantiation
- ▣ Print out signal
- ▣ Waveform
- ▣ Breakpoint
- ▣ Schematic

# Module Instantiation

## ■ Parameter value assignment by **order**

- ProgramCounter PC(  
    clk\_i,  
    rst\_i,  
    pc\_in,  
    pc\_out);

## ■ Parameter value assignment by **name**

- ProgramCounter PC(  
    .clk\_i(clk\_i),  
    .pc\_in\_i(pc\_in),  
    .rst\_i(rst\_i),  
    .pc\_out\_o(pc\_out));

# Outline

- ▣ Module Instantiation
- ▣ **Print out signal**
- ▣ Waveform
- ▣ Breakpoint
- ▣ Schematic

# Values of signals

- ▣ **\$monitor** ("%0dns :\\\$monitor: a=%b  
b=%b" , \$stime, a, b);
  - Print parameters every time as one of its parameters changes.
  
- ▣ **\$display** ("%0dns :\\\$display: a=%b  
b=%b" , \$stime, a, b);
  - Like printf in C, only print parameters once.

# Values of signals

- ▣ `$fwrite(fp, "%0dns : \ $fwrite : a=%b b=%b\n", $stime, a, b);`
  - Like `fprintf` in C.
  - Used with `$fopen` and `$fclose`.
  - `$fdisplay` is similar with `$fwrite` but append “\n” automatically

# Values of signals

```
ProgramCounter PC(  
    .clk_i(clk_i),  
    .rst_i (rst_i),  
    .pc_in_i(pc_in) ,  
    .pc_out_o(pc_out));
```

```
■ $display("a = %d, b = %d",  
           PC.pc_in_i, PC.pc_out_o);
```

```
■ $monitor("a = %d, b = %d",  
           PC.pc_in_i, PC.pc_out_o);
```



# Values of signals

## ▣ \$monitor

- 1ns :\$monitor: a=0 b=1

## ▣ \$display

- 2ns :\$display: a=1 b=0

## ▣ \$fwrite

- In a certain text file.
- 1ns :\$fwrite : a=0 b=1


# Comparison

- ❑ \$display displays the result of simulation only when the display task occurs in your code.
- ❑ \$monitor continuously MONITORS its variables, when a variable changes its value, monitor displays the results.
- ❑ \$fwrite writes data into a text file.

# Outline

- ▣ Module Instantiation
- ▣ Print out signal
- ▣ **Waveform**
- ▣ Breakpoint
- ▣ Schematic

# Waveform



▣ Add following code:

```
initial begin
```

```
    $fsdbDumpfile("Top.fsdb");  
    /*waveform file*/
```

```
    $fsdbDumpvars(0, "+mda");  
    /*also dump 2D register*/
```


```
end
```

# Waveform

- ▣ Make sure you connect workstation with  
ssh -X icXX
  - -X: set display IP to the computer you are using
- ▣ Execute NC Verilog with parameter  
“+access+r”
  - \$ ncverilog Simulator.v Test\_Bench.v +access+r
- ▣ Use nWave to view waveform

# Waveform

## □ \$nWave &



# Waveform

File Name

Delete

Delete All

/users/student/mr104/c19212/archi\_sim/student/Top.fddb

Add

INCA\_libs nWaveLog Top.fddb

**1 double click**

2

3 choose signal

Scope: /Test\_Bench/sim Find Signal: \*

Test\_Bench (Test\_Bench)

sim (Simulator)


decode

|                        |            |
|------------------------|------------|
| Instr_Mem[0:255][31:0] | rd[4:0]    |
| Reg_File[0:31][31:0]   | rs[4:0]    |
| clk_i                  | rst_i      |
| Func[5:0]              | rt[4:0]    |
| i[31:0]                | shamt[4:0] |
| imne[15:0]             | LOGIC_LOW  |
| instr[31:0]            | LOGIC_HIGH |
| op[5:0]                | BLANK      |
| pc_addr[31:0]          |            |

Options... busName Form Bus Apply OK Cancel

This program is proprietary software and its use and disclosure is restricted to the user of this software. NTHU-CS VLSI/CAD LAB

# Waveform





# Outline

- ▣ Module Instantiation
- ▣ Print out signal
- ▣ Waveform
- ▣ Breakpoint
- ▣ Schematic

# Breakpoint

- Insert “\$stop;” where you want to set breakpoint

```
else begin
    instr = Instr_Mem[pc_addr/4];
    decode;
    $stop;
    if(op == 6'd0)begin //R-type
```

- It will stop simulation when it encounter \$stop

```
103000000
Simulation stopped via $stop(1) at time 20 NS + 1
./Simulator.v:97          $stop;
ncsim> █
```

# Breakpoint

- Continue simulation by “.” or “run”

```
Simulation stopped via $stop(1) at time 60 NS + 1  
./Simulator.v:97          $stop;  
ncsim> .
```

---

- You can also restart from the beginning by “reset” and type “.” or “run” to start simulation

```
Simulation stopped via $stop(1) at time 60 NS + 1  
./Simulator.v:97          $stop;  
ncsim> reset  
Loaded snapshot worklib.Top:v  
ncsim> run
```

---

# Breakpoint

- “finish” or “exit” to exit simulation

```
Simulation stopped via $stop(1) at time 40 NS + 1  
./Simulator.v:97      $stop;  
ncsim> finish
```

# Outline

- ▣ Module Instantiation
- ▣ Print out signal
- ▣ Waveform
- ▣ Breakpoint
- ▣ Schematic

# Compile with gui

- ▣ Make sure you connect workstation with `ssh -X icXX`
  - -X: set display IP to the computer you are using
- ▣ Execute NC Verilog with parameter “+access+r” and “+gui”
  - `$ ncverilog +access+r all your codes +gui`

# Schematic


The screenshot shows the Cadence Design Browser 1 - SimVision interface. The Design Browser tree on the left shows the hierarchy: simulator > TestBench > cpu. A right-click context menu is open over the 'cpu' object, with 'Send to Schematic Tracer' highlighted in red. The menu includes options like 'Select Deep', 'Copy', 'Browse From Here', 'Search From Here', 'Scroll to Parent', 'Send to Waveform Window', 'Send to Watch Window', 'Send to Schematic Tracer', 'Send to Design File Search', 'Send to New', 'Set Debug Scope', 'Create Probe...', 'Describe', 'Explode', 'Implode', and 'Lock/Unlock Scope'. The main window displays a table of objects and their values.

| Name                   | Value       |
|------------------------|-------------|
| ALUCtrl_o[3:0]         | 'h x        |
| ALUSrc_o               | x           |
| ALUSrc_o_ID_EX         | x           |
| ALU_op_o[2:0]          | 'h x        |
| ALU_op_o_ID_EX[2:0]    | 'h x        |
| ALU_zero               | x           |
| Beq_correct            | x           |
| Beq_flush              | x           |
| Branch_o               | x           |
| Branch_o_ID_EX         | x           |
| Data_Memory_data[31:0] | 'h xxxxxxxx |
| EX_MEM_Branch          | x           |
| EX_MEM_MemRead         | x           |
| EX_MEM_MemWrite        | x           |

At the bottom, the console window shows the following text:


```
*Verdi3* Loading 1:
*Verdi3* : Enable f
ncsim>
ncsim> source /usr/cad/cadence/incl31v/cad/tools/inca/files/ncsimrc
ncsim>
```

# Schematic



Double click


Adjust view





# Schematic + breakpoint

- Type “run” or “.” to start, as mentioned in section “breakpoint”



# Schematic + breakpoint

- It will show values of each block when encounter breakpoint

