
SOC course_lab4-2 Report

110590022 陳冠晰 110000107 陳柏翰 110061217 王彥智

Design block diagram – Datapath, control-path
 Datapath



- 2. The interface protocol between firmware, user project and testbench
 - a. Firmware

i. fir.h

```
#ifndef __FIR_H_
#define __FIR_H__
#define fir_ap_ctrl 0x30000000 // ap_control
#define fir coeff 0x30000040 // Load into TapRAM
#define fir_y_out 0x30000084 // Take the output Y
#define checkbits 0x2600000C // MPRJ I/O
#define data length N
int taps[11] = {0,-10,-9,23,56,63,56,23,-9,-10,0};
int inputbuffer[N];
int inputsignal[11] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
int outputsignal[N];
#define adr_ofst(target, offset) (target + offset)
#define wb_read(target)
                     (*(volatile uint32_t*)(target)) // wishbone read
```

In the fir.h, we define some parameters, address, and functions for the firmware code to have more readability.

Functions:

- 1. adr_ofst: to calculate the offset address
- 2. wb write: wishbone write the data to the target address
- 3. wb_read: read the data from the target address

ii. fir.c

In the firmware code, there is our implementation flow

1. Initialization:

- a. Program the data length (address and data are already defined in the .h file).
- b. Use for loop to write the coefficient. As for the address offset, we use the function defined in the .h file.

- c. Write the 0x00CC0000 to checkbits address to let the testbench know that we the coefficients are all written.
- d. Check the coefficients: read the coefficients then write in to the checkbits address to let the testbench check.
- e. Fir implementation

2. FIR implementation:

```
// Referred to the source code of lab2-FIR
int* __attribute__ ( ( section ( ".mprjram" ) ) ) fir() {
       initfir();
       // StartMark
        wb_write(checkbits, 0x00A50000);
        // ap_start
        wb_write(fir_ap_ctrl, 0x1);
       uint8_t register t = 0;
       uint8_t register x = 0;
        int8_t register y = 0;
        while (t < data_length) {</pre>
                // check ap_ctrl[4] (ss_tready is asserted)
                if (wb_read(fir_ap_ctrl) == 0x10 /* && x < data_length */) {</pre>
                        wb_write(fir_x_in, x); // write X into fir
                        x++;
                // check ap_ctrl[5] (sm_tvalid is asserted)
                if (wb_read(fir_ap_ctrl) == 0x20) {
                        y = wb_read(fir_y_out); // read Y from fir
                        outputsignal[t] = y;
        // let TB check the final Y by using MPRJ[31:24]
        // and send the EndMark 5A signal at MPRJ[23:16]
       wb_write(checkbits, outputsignal[N-1] << 24 | 0x005A0000);</pre>
```

- a. Write 0x00A50000 to checkbits address as start mark.
- b. Write ap_start.
- c. Write data (we set data[x] = x, which is 0-64). The control signal is when ss_tready is asserted.
- d. If sm_tvalid is asserted, which means y[t] is valid, we keep y to outputsignal[t] array.
- e. Wishbone write the final outputsignal[N-1] and end mark at MPRJ[31:0] to testbench.
- f. Do the calculation again.
- g. Do it again.

b. Testbench (counter_la_fir_tb.v)

Testbench implementation flow:

- i. Check if data length is written.
- ii. Check if coefficients are written.

- iii. Check if coefficients are right
- iv. Check if the ap_start is asserted. If do, start to count the cycles till the final y is valid.
- v. Display the total execution time, cycle, and Y.


c. User project

Implement the wishbone interface.

- 3. Waveform and analysis of the hardware/software behavior.
 - a. hardware behavior:
 - i. Synthesis
 - 1. Slice logic

+	+-		+		+		+	+
Site Type	Ī	Used	Ī	Fixed	١	Prohibited	١	Available Util%
+	+-		+		+		+	+
Slice LUTs*	Ī	480	Ī	0	١	0	١	53200 0.90
LUT as Logic	Ī	352	Ī	0	Ī	0	Ī	53200 0.66
LUT as Memory	Ī	128	Ī	0	١	0	I	17400 0.74
LUT as Distributed RAM	Ī	128	1	0	Ī		1	1 1
LUT as Shift Register	Ī	0	Ī	0	١		١	1 1
Slice Registers	Ī	240	1	0	Ī	0	1	106400 0.23
Register as Flip Flop	Ī	240	Ī	0	١	0	١	106400 0.23
Register as Latch	Ī	0	1	0	Ī	0	1	106400 0.00
F7 Muxes	Ī	0	Ī	0	١	0	١	26600 0.00
F8 Muxes	Ī	0	Ī	0	١	0	١	13300 0.00
+	+-		+		+		+	+

2. Memory(BRAM11, BRAM)



ii. timing summary

clock period: 25ns (wb_clk)



b. software behavior:

In counter_la_fir.out, we can see the risc-v assembly codes.

Different from the fir code in lab4-1, this time the firmware C code isn't executing the FIR calculation. Instead, it is implementing data and control signal processing.


4. What is the FIR engine theoretical throughput, i.e. data rate? Actual measured throughput?

```
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_fir.vcd opened for output.
data length finished...
coefficient finished...
1 success
2 success
3 success
4 success
5 success
6 success
7 success
8 success
9 success
10 success
11 success
Coefficient correct!
Start FIR Test
Start latency-timer...
Final Y = 147
FIR passed
                        0 time(s)
Executes in
                      6927 cycles
Start FIR Test
Start latency-timer...
Final Y = 147
FIR passed
                        1 time(s)
Executes in
                      7180 cycles
Start FIR Test
Start latency-timer...
Final Y = 147
FIR passed
                        2 time(s)
Executes in
                      7523 cycles
Total cycles:
                       21630
```

Theoretical throughput = 1

Actual measured throughput = 1 if we see the data calculation part. However, we have many cycles delay due to the firmware code instructions and memory access.

5. What is latency for firmware to feed data?



Therefore, we can calculate the latency of firmware to feed the data $\approx 2153880 - 2138700$

15180 cycles.

6. What techniques used to improve the throughput?

- **a.** We used the pipeline technique to improve the throughput. (just like what we did in the lab3)
- **b.** Use unsigned integer instead of signed integer (double performance!!)
- **c.** Don't use x++ in the function. (just reduce a small number of cycle)

7. Does bram12 give better performance, in what way?

We used the old bram11 provided in lab3, which can only be read or written in one time. However, if we use bram12, which can be read and written in the same time, the performance is definitely going to improve since the every time we have to wait the read operation then we can write and vice versa. Therefore, it will definitely have better performance.

8. Can you suggest other methods to improve the performance?

- **a.** Use unsigned integer instead of signed integer (double performance!!)
- **b.** Don't use x++ in the function. (just reduce a small number of cycle)