Pre-Lab 6: Finite State Machines and Controllers

EGCP 281: Designing with VHDL

Due Date: Tuesday, December 3, 2019 by 2:00 PM

11 points possible

Please submit your completed assignment via Titanium prior to the due date

You may discuss this assignment with others, but this assignment must be completed individually. Please recall that academic dishonesty will not be tolerated. By submitting this assignment, you understand penalties will be assessed if you submit work for credit that is not your own.

Solve the following problems. For each problem, cite all references used and students consulted.

- 1. [5 pts] Review the Finite State Machine Tutorial slides on Titanium and answer the following questions:
- * O What is an unconditional state transition? In the example state transition diagram solution, what state uses an unconditional state transition and why?
- b o What is the difference between a Mealy output and a Moore output? How are these written differently on a state transition diagram? How do these impact the system's circuitry?
- What is the difference between implementing a finite state machine using structural VHDL vs. behavioral VHDL?
- What is the type statement, and why might this be useful to use in a behavioral VHDL implementation of a finite state machine?
- 🤇 🧧 o How many process statements are required in a behavioral VHDL implementation of a finite state machine? What is the purpose for each of these process statements?
- 2. [3 pts] Create a state transition diagram for the single-digit stopwatch controller of Lab Task 1. Carefully refer to Problem 3 of <u>Digilent Real Digital Project 10</u>. There are three inputs into the system (Start, Stop, and Increment) as well as a clock and asynchronous reset. The controller will produce only one output, Run, which will control the clock enable input to a 4-bit counter. Note that the controller will not keep track of the stopwatch's value (the counter will do this). Instead the controller will determine if the counter should, or should not, count. As you design your state transition diagram, ensure that the system will work properly and ensure that the sum and exclusion rules are obeyed.
- ✓ 3. [3 pts] Write the VHDL code to implement the finite state machine from **Problem 4 Top** (with outputs RED and GRN) of Digitent Real Digital Exercise 10.

Pre - Lah G: Finite State

An unconditional state transition is a transition that can take place immediately after the actions of the presently active state have been accomplished. Such unconditional transitions are named defaut transitions. The transition condition of an unconditional (default) transition has a permanent value of true and can be expressed as:


T_3_H; Default

OT T_3_4: TRUE

In the example State transition diagram
Solution of a simple Cruise control system
for a car it contains unconditional
State transitions because it just hops
from one State to the next until it
resets at the Starting State.

* Example Moore Machine Solution

· This solution (wy transition Conditions not shown) is a Moore machine.



B) Difference between Meay machine and Moore machine.

Meany machine - A meany machine is


defined as a machine in theory of computation
whose out put values are determined by
both its current state and current inputs.

In this machine atmost one transition is
possible.


Diagram -

1 1 1. 1

11/1/1/11



Moore machine - A moore machine is defined as a machine in theory of computation whose output values are determined only by its current state.



Luke Bachman 12/11/19

Moore Machine

- O Output depends only upon present state.
- 1 If input changes, output does not change.
- (3) More number of states are required.
- a) There is more hardware requirement.
- (5) They react slower to inputs (one clock cycle later)
- 6 Synchronous output and State generation.
- (7) Output is placed on states.
- @ Easy to design.

Im eary machine

- O output depends on present state as well as
- 1 If input Changes, output also changes.
- (3) Less number of states are required.
- 9 There is less hardware requirement
- B) They react faster to inputs
- 6 Asynchronous output generation
- (2) Output is placed on transitions.
- (It is difficult to design.
- (C) Difference D/W implementing a finite State machine using "Structural" VHDL VS. "Behavioral" VHDL.

[Structural Design]

- . This is a functional solution, but tough to read and modify.
- This approach is not typically used in industry
 There is a more concise approach
- design the State register and next state logic from the State diagram instead of

the system circuitry

Complete VHOL Solution; "Structural Design"

Of Entire Finite State Machine,

Process (CLK, RESET)

begin

if (RESET = '1') then

els if (rising-edge (CLK)) then

present State <= next State;
end if.

end process;

next State (1) <= Accel and CC and present State(0)

and (not present State (1));

next State(0) (= CC or present State(1);

INC <= present State (1);

HOLD <= present State(0);

DEC <= (not present State(1)) and present State(0)
and Coast;

Behavioral VHDL

This is the highest level of "abstraction" and when writing behavioral code, we simplify the need to define the relationships b/w input and output w/o specifying anything about how those relationships will be implemented.

Best (Industry - Grade) Behavioral VHDL Design of Entire Finite State Machine

Process(CLK, RESET) begin "IF (RESET = 1) then State L= St_Idle; HOLD <= 101; INC (= 101; DEC (= '0'; Olsif(rising-edge(CLK)) then Case State is when st_Idle => if (cc=111) then state C= St-cruise; State <= St- #d18; endifi, HOLD <= 101. INC <= 101; DEC L= 10'; When St-Inc=> State <= St Cruise, HOLD (=11) INC (=111) DEC (=101; when St_Cruise => if (cc = 'b') then elsif (Accel = 11' and (=11') then StateC=St-InC; e1se -- Accel = '0' and cc = 11'

State <= St_Cruise;

end if;

HOLD <=11!

INC <='0'

DEC <= coast;

When others=>

-Shouldn't get here

State <= St_ T dle;

HOLD <= 10';

INC <= 10';

end cose;

end if; -- rising-edge of the CLK

end process;

To recap:) Behavioral VHDL reduces
the amount of work you have to do
and reduces the amount of errors that
occur. Behavioral is a more readable
and confise method and can be defined
from the State diagram instead of system
circuitry

The type Statement is similar to an enum in Java or O type

type my States-tis

st_Idle, -- St_Idle is the name

of a State

St_Cruise,

St_Inc.

You could use other names for the type

Bachman 12/15/19

improve readability, using state names instead of state numbers

E) Two process Statements are required in behavioral mode! *The first process is used to update Stateregister at rising edge of every clock puse, *The Second process block is used to implement next state expression and output for all possible state, However it is possible to model using single process block. Moore Machines are modeled using three process blocks.

Inputs:


- start - CLK

- stop - Asynchronous RST

- increment


Output:

- Run





Single-digit Stopwatch Controller.




STEPS of Design


- 1 State Equations
- @ State Table
- (3) State Diagram &
- (9) Controller is responsible for deciting whether the Counter should or should not count.

States


· Idle Prot Counting)

2un = 1 if increment o'if Start










Problem 4. Modify your circuit so that all four digits on the seven-segment display are driven, and drive the least-significant digit so that it changes at a rate of once per millisecond (and so, the most-significant bit will change at a rate of once per second). This circuit requires a scanning display controller which is discussed in your board's Reference Manual. When complete, demonstrate your circuit to the lab assistant and print and submit your source files for credit. Also create and submit a detailed block diagram of your circuit showing all circuit blocks and signal connections (and make sure to appropriately label all circuit blocks and signals).



3) Sketch circuits for the state machines below.

RESET

OD X=1

x='0' (x='1') Y='1'

DEO (='1') GEN (='1')

* Make sure that if Statements are fully defined.

- They are either if-else or if-asif-else

* Best Industry Standard Behavioral VHDL FSM. Type statement Lure Bachman was not used to redefine states VHOL Code for State Machine library IEEE; USE IEEE. STD-Logic-1164. ALL entity FSM is port (X: in STO-LOGIC. ACLK+ Y: in STD-LOOTC; RESET OR RED: OUT STD-LOUIC; also inques GRN: OUT STD-LOGICD; end FSM. architecture Benavioral of FSM is Signal State: STD-LOGIC-VECTOR (1 downto 0); process (CLK, RESET) begin if (RESET = 11) then State L = "00"; RED L= 10% GRN (= '0'. elsif (rising-edge (CLK)) then Case State 15 when "00" => if (X=101) then State (= "10"; else State (= " 11"; end if;

State c= "1";

end; f;

RED (= '0';

GRN (= '0';

when "10" =>

if (x='1') then

State (= "11";

else

State (= "10";

REO L= 11' Gen (= 101. if ('y = '1') then State (= "11"; eise State L= 1110"; end if; REDL=101; GRN L= 11'; when others => - Shouldn't get here State (= "00"; RED L= 101; GRN L= '0'; end case; end if; -- rising edge of CLE end process; end behavioral;