




Dataflow at Scale: the SN50 RDU




Raghu Prabhakar
Chief Architect



Agentic inference is decode-dominated


All AgentX frontier models; DeepSeek-V3 8K/1K reference included



AgentX, Cao4, et. al.; decode = (OSL-1) * TPOT. DeepSeek-V3 reference: 8K input / 1K output

Decode is Bandwidth-Bound

DeepSeek-R1 8K/1K • B300 FP4 • InferenceX measured data • STP + MTP3 • 16 decode GPUs



HBM Bandwidth Utilization $\neq$ Model Bandwidth Utilization (MBU)

MBU = fraction of peak HBM bandwidth used for weights and KV caches

$$\text{tokens/s} = \frac{\text{HBM bandwidth/chip} \times \text{MBU} \times \text{number of chips}}{\text{parameter bytes} + \text{KV-cache bytes/token}}$$

Peak HBM bandwidth

What the hardware can move

MBU

What the model actually uses of it


Token speed

Follows MBU, not just chip count

Reference: Databricks — LLM Inference Performance Engineering: Best Practices — databricks.com/blog/llm-inference-performance-engineering-best-practices


What the world sees: higher token speed

DeepSeek-R1 8K/1K | B300 FP4 | all 26 InferenceX points | sorted by delivered tok/s/user




GPUs: Low Model Bandwidth Utilization

DeepSeek-R1 8K/1K | B300 FP4 | all 26 InferenceX points | sorted by delivered tok/s/user




Increasing GPUs from 16 → 64: Higher Speed, Lower MBU

DeepSeek-R1 8K/1K | B300 FP4 | 26 InferenceX GPU points | sorted by delivered tok/s/user




Capacity and MBU: Frontier Models Demand Scale

DeepSeek-R1, Kimi K3, GLM-5.2, MiniMax-M3 | points only | MTP3 accepted length = 3.1



GPUs @500 kW: Power Buys Capacity, not Bandwidth

All frontier-model points | MTP3 accepted length = 3.1




Agentic Inference
needs
High Bandwidth
at
Scale

SN50: DataFlow Built For Scale



SN50 Air-Cooled Rack Architecture



Total per Rack: 16 RDUs, 2 Nodes

- Compute: 25.6 PFLOPs @BF16, 51.2 PFLOPs @FP8
- SRAM: 6.9 GB
- HBM: 1 TB
- RDU DDR: 256 GB to 2 TB
- Host: 2× 64-core CPUs, 1 TB DDR5
- Host boot and storage: 4× 960 GB NVMe SSD
- Host storage: 6× 7.6 TB NVMe SSD
- Networking
 - Scale-up: 6.4 TB/s
 - Scale-out: 800 GB/s
 - Host: 4×100G
- Management: 1 GbE switch / serial console server
- Power Consumption:
 - Typical: 15 - 20 kW
 - Maximum: Up to 34 kW
- Cooling: Air-cooled
- Rack Dimensions:
 - Height 2026 mm, Width 600mm, Depth 1272mm (including doors)

SN50: Dataflow Built For Scale

SN50: Chip Architecture


864 PCUs and PMUs

PCU: Compute unit


PMU: Memory unit

S: Mesh switches


AGCU: Portal to off-chip memory and I/O



Structure of a Transformer




GPUs Incur Overheads with Lower Operator Fusion



Low Operator Fusion **Low** Data Locality **High** Launch and Synchronization Overheads

SN50: Persistent Decoder Kernel, No Overheads!




High Operator Fusion: One Kernel Call for **All Decoders!**


Zero Kernel Launch Overheads

High Data Locality


Compute - Communication Overlap: Within RDU



Compute - Communication Overlap: Within RDU




Compute - Communication Overlap: Within RDU



SN50: Dataflow **Built For Scale**


SN50 Scaling



Performant, cost effective scaling: fully connected intra-node, scale up network and scale out network enable solutions for a broad range of system applications

Scaling Up Beyond One Node: 64-socket Example


- 64S SN50 scale up can be achieved with 2× 64p 800G switches
- Each of the 64 RDUs connects one 800G link to each switch



High bandwidth, single tier switching architecture for 64 sockets

Scaling Out across Scale-Up Domains: 512 Socket Example

- Rail optimized 2-tier network
 - 1× 400G RoCE NIC per SN50 RDU
- 512S scale out domain with 12× 800G 64p switches



Simple system scale out network



SN50: **Dataflow** meets **Model Parallelism**

SN50 Supports All Forms Of Model Parallelism

Model Parallelism	Communication Primitives			
Tensor Parallel (TP)	→	Reduce-Scatter (RS)	+ All-Gather(AG)	OR All-Reduce(AR)
Pipeline Parallel (PP)	→	Send-Receive		
Expert Parallel (EP)	→	All-to-All		
Data Parallel (DP)	→	Reduce-Scatter (RS)	+ All-Gather(AG)	OR All-Reduce(AR)

Tensor Parallel and Data Parallel resolve to the same collective pair
the same fabric path serves both, so scaling one does not require a second interconnect strategy.

TP: SN50 On-Silicon Tensor Parallel GEMM Benchmarking




Key takeaways:

- 70% or higher TFLOPs utilization consistently measured across 8, 16, and 32 sockets
- 32-SN50 achieves full overlap of compute and communication

Importance of Overlap - First Principles

■ Compute ■ Communication




Separate communication phases create bottlenecks and extend total time.



Overlapped communication keeps work flowing and reduces total time.

TP: HBM and Compute Overlapped with Communication

Pipeline All Reduce with Compute, no HBM traffic!




MoEs With TP





- MoEs are frequently mapped with TP-8, TP-16, and TP-32 on RDUs
- Kernel Looping extends to MoEs naturally with indexed weight loads
- Indexed loads work with both SRAM and off-chip memories (HBM, DRAM)
- To capture locality, experts of one layer are frequently prefetched into SRAM and indexed from there

DeepSeek TP-32 MoE Layers Achieve >70% MBU




MoEs With TP + EP



- EP introduces dynamic all-to-all communication across RDUs in **token dispatch** and **token combine**
- RDUs support two forms of token dispatch & combine: **broadcast**, and **all-to-all**
- Broadcast dispatch-combine: Uniform network traffic, extra network traffic, filtering at destination
- All-to-all dispatch-combine: Non-uniform network traffic, no extra network traffic, source filtering

Token Dispatch: All-to-All




Token Dispatch: Broadcast + Filter




Token Dispatch: All-to-All

Group tokens and experts by bins, route to different RDU destinations



Token Dispatch: All-to-All


Independently flow-controlled streams:
Handles dynamism,
No buffer overflows




Token Dispatch: Broadcast + Filter

Broadcast the same data to all EP groups.
With EP+TP, broadcast only to chips of the same TP rank

Filter out / drop tokens not meant for this chip



EP on 64-socket SN50: >70% Bandwidth To Load Experts




SN50 RDU: High MBU At Scale

DeepSeek-R1 8K/1K | B300 FP4 | 26 InferenceX GPU points | sorted by delivered tok/s/user | RDU inserted by speed


64 → 128 → 256 SN50
200 → 300 → 500 tok/s/user
51% → 44% → 45% MBU

**MBU Stays High with
Higher Chip Counts!**




GPUs @500 kW: Power Buys Capacity, not Bandwidth

All frontier-model points | MTP3 accepted length = 3.1




SN50 RDU: Power Scales Capacity and Realizable Bandwidth


All frontier-model points | MTP3 accepted length = 3.1



Putting it All Together: Heterogeneous Disaggregation



Heterogeneous Disaggregation in Action



SemiAnalysis Benchmarks SambaRack SN50 with Fast Inference on MiniMax M2.7


[Read More →](#)

Artificial Analysis

INFERENCE BENCHMARK

SambaNova SN50 achieves over 750 tokens/s on MiniMax M2.7

Output tokens per second at 10,000 input tokens, including SambaNova's previous-generation SN40. Higher is better. Comparison figures per Artificial Analysis Serverless API benchmarking (07-07-26).



Deployment:
Heterogeneous disaggregated serving

PREFILL
4x NVIDIA H200

DECODE
16x SambaNova SN50 · TP16

Engine:
vLLM

Output speed · MiniMax-M2.7 · 10,000 input tokens · 32,768 max output tokens per run

Source: Artificial Analysis

AFTER
PARTY

The talks are over. The night isn't

The Patio @Rudy's



Tuesday August 25



07:00 PM - 09:00 PM



Palo Alto

Drinks

Apps

Swag

Shuttle from Hot Chips



Luma.com/i6no3a2v