



1.2V Buses

F1B




AGLN250V2-VQG100

F1C



AGLN250V2-VQG100


F1D




AGLN250V2-VQG100

3.3V Bus


F1A



AGLN250V2-VQG100



GOC Light Switch



Title

M3 ICE: FPGA I/O

Size

Number

Revision

Date:

10/7/2013



Sheet of

File:



C:\Users\...\FPGA_IO.SchDoc

Drawn By:


FPGA Power




FPGA Decoupling Caps



System Clock Generation



JTAG Connectors




TODO: Is VCC_JTAG supposed to be 3.3V?

Title		
M3 ICE: FPGA Power & Miscellaneous		
Size	Number	Revision
A		
Date:	10/7/2013	Sheet of
File:	C:\Users\...\FPGA_misc.SchDoc	Drawn By:


A

A




B

B



C


C



D

D

Title		
M3 ICE: Discrete M3 Interface		
Size	Number	Revision
A		
Date:	10/7/2013	Sheet of
File:	C:\Users\...\M3 Discrete Interface.SchDoc	Drawn By:



Title		
M3 ICE: USB-to-UART Bridge		
Size	Number	Revision
A		
Date:	10/7/2013	Sheet of
File:	C:\Users\...\USB to UART.SchDoc	Drawn By: