Stack Based Architecture Design Document

Team 2v(Jinhao Sheng, Luke McNeil, Austin Swatek, Yiju Hao)

Table of Contents

Stack Based Architecture Design Document

Table of Contents

Executive Summary

Instruction Formats

<u>Instructions</u>

Addressing Modes

Procedure Calling Conventions

RelPrime

Code Fragments

RTL

RTL Verification

Datapath Design

Control Signals

Required Components

Unit Testing

Integration Plan

Executive Summary

The general purpose processor we are making is stack-based and will make use of two stacks of registers: one as a stack of the instructions used for the operations in a function, and the other for keeping track of the return values of functions. This processor has two instruction formats: O-type and A-type. O-type instructions have a 4-bit opcode, 12-bit function, and are for instructions that require no arguments. O-types that require jumps use direct addressing, while A-types that require jumps use pseudo-direct addressing. A-type instructions have a 4-bit opcode, 12-bit immediate value or address, and are necessary for functions that require arguments. Since it is a stack-based processor, functions are called on a last-in-first-out (LIFO) basis, with the caller function pushing the arguments that the callee expects to the top of the stack. The callee pops the arguments off of the stack, and before its return call, puts the required return values back on the stack. To return, the callee pops its return address off the return stack and jumps to that address.

Important Note: Both the main stack and the return stack are 64 registers big. If one tries to push to the stack when it is full the data that is in the bottom position of the stack will be lost. (I don't really know where to put this, I don't know if it belongs here)

Instruction Formats

Format Type	Size		Structure	Description
0	2 bytes	OP 4	FUNCT 12	OP - basic operation of the instruction FUNCT - sets the variant of the
O	2 bytes	OF 4	FUNCT 12	operation This format type is used for instructions that take no arguments.
				OP - basic operation of the instruction IMM/ADDR - a 12 bit constant or
Α	2 bytes	OP 4	IMM/ADDR 12	address This format type is for any
				instruction that takes one argument which is either an immediate or address.

Instructions

Name	Typ e	Argument	Description	OP	Funct
add	0		Pop the top two values off the stack, add them, and put the result on the stack.	0x0	0x000
beq	Α	label	Pop the top two values off the stack. If they are equal, then branch to label.	0x1	
bez	Α	label	Pop the top value off the stack. If it is zero then branch to label.	0x2	
dup	0		Push onto the stack a duplicate of the value currently on top of the stack.	0x0	0x001
drop	0		Pop the top value off the stack, throwing it away.	0x0	0x002
halt	0		Jump back to this instruction. This is a good way to stop the program.	0x0	0x003
getin	0		Read a 16 bit number from input and push it to the stack.	0x0	0x004
j	Α	target	Jump to target.	0x3	
jal	Α	target	Jump to target, and push onto the return address stack the address of the next instruction.	0x4	
js	0		Pop the top value off the stack and jump to that address.	0x0	0x005
lui	Α	immediate	Shift the immediate left by 12 bits and then push it into the stack	0x8	
over	0		Push onto the stack the value of the second element on the stack.	0x0	0x006
or	0		Pop the top two values off the stack, or them, and put the result on the stack.	0x0	0x007
pop	Α	address	Pop the top value off the stack and put it in memory at address.	0x5	
push	Α	address	Push the value at the specified address onto the stack.	0x6	
pushi	Α	immediate	Push onto the stack sign extended immediate.	0x7	
return	Ο		Pop the top element off the return address stack, and jump there.	0x0	0x008
slt	0		Pop the top two elements off the stack, and push a 1 to the stack if the second from the top element is less than the top element. Otherwise, push a 0.	0x0	0x009
sub	0		Pop the top two values off the stack, subtract them, and put the result on the stack.	0x0	0x00A
swap	0		Swap the top two elements on the stack.	0x0	0x00B

Addressing Modes

Instructions	Format Type	Addressing Modes
js, return	0	Direct
j, jal, beq, bez	A	Pseudo-Direct

Pseudo-Direct Example

- Going from 16 bit address to the 12 bits in the instruction
 - a. Shift the 16 bit number right 1
 - b. Chop off the 4 most significant bits
 - c. Use this 12 bit number in the instruction ADDR field.
- Going from 12 bits in the instruction to a 16 bit address
 - a. Shift the 12 bits to the left 1
 - b. Put on the front of these 13 bits the 3 most significant bits from \$PC.
 - c. Use this 16 bit number as the address to go to.

Direct Example

• Here the jump is looking at the value in a 16 bit register. The address to jump to is simply those 16 bits.

Procedure Calling Conventions

To prepare to call a function the caller must put all arguments that the callee expects to receive on top of the stack. Then the caller must call jal to go to the callee. This command will push the return address to the return address stack. The callee's responsibilities are to pop the arguments off the stack and leave on the stack any return values. The callee will then do the return instruction which will pop the top element off the return address stack before going back to the correct spot.

Included below in the code fragments section is an example of nested function calling.

RelPrime

RelPrime	and Sample	e Procedure C	Call		
ADDR	MC	LABEL	ASM	STACK	RETURN STACK
0x0	0x0004	MAIN:	getin	() -> (n)	()
0x2	0x4003		jal RELPRIME	(n) -> (relprime(n))	() -> (0x4)
0x4	0x0003		halt	(relprime(n))	()
0x6	0x7002	RELPRIME:	pushi 2	(n) -> (n, m)	(0x4)
8x0	0x0006	RPLOOP:	over	(n, m) -> (n, m, n)	(0x4)
0xA	0x0006		over	(n, m, n) -> (n, m, n, m)	(0x4)
0xC	0x400F		jal GCD	(n, m, n, m) -> (n, m, gcd)	$(0x4) \rightarrow (0x4, 0x8)$
0xE	0x7001		pushi 1	(n, m, gcd) -> (n, m, gcd, 1)	(0x4)
0x10	0x100C		beq RETURNM	(n, m, gcd, 1) -> (n, m)	(0x4)
0x12	0x7001		pushi 1	(n, m) -> (n, m, 1)	(0x4)
0x14	0x0000		add	(n m 1) -> (n, m+1)	(0x4)
0x16	0x3004		j RPLOOP	(n, m+1)	(0x4)
0x18	0x000B	RETURNM:	swap	(n, m) -> (m, n)	(0x4)
0x1A	0x0002		drop	(m, n) -> (m)	(0x4)
0x1C	8000x0		return	(m)	(0x4) -> ()
0x1E	0x0006	GCD:	over	(n, m, a, b) -> (n, m, a, b, a)	(0x4, 0x8)
0x20	0x2020		bez RETURNB	(n, m, a, b, a) -> (n, m, a, b)	(0x4 0x8)
0x22	0x0001	LOOP:	dup	(n, m, a, b) -> (n, m, a, b, b)	(0x4 0x8)
0x24	0x2023		bez RETURNA	(n, m, a, b, b) -> (n, m, a, b)	(0x4 0x8)
0x26	0x0006		over	(n, m, a, b) -> (n, m, a, b, a)	(0x4 0x8)
0x28	0x0006		over	(n, m, a, b, a) -> (n, m, a, b, a, b)	(0x4 0x8)
0x2A	0x000B		swap	(n, m, a, b, a, b) -> (n, m, a, b, b, a)	(0x4 0x8)
0x2C	0x0009		slt	(n, m, a, b, b, a) -> (n, m, a, b, b <a)< td=""><td>(0x4 0x8)</td></a)<>	(0x4 0x8)
0x2E	0x201D		bez ELSE	(n, m, a, b, b <a) -=""> (n, m, a, b)</a)>	(0x4 0x8)
0x30	0x000B		swap	(n, m, a, b) -> (n, m, b, a)	(0x4 0x8)
0x32	0x0006		over	(n, m, b, a) -> (n, m, b, a, b)	(0x4 0x8)
0x34	0x000A		sub	(n, m, b, a, b) -> (n, m, b, a-b)	(0x4 0x8)
0x36	0x000B		swap	(n, m, b, a-b) -> (n, m, a-b, b)	(0x4 0x8)
0x38	0x3011		j LOOP	(n, m, a-b, b)	(0x4 0x8)
0x3A	0x0006	ELSE:	over	(n, m, a, b) -> (n, m, a, b a)	(0x4 0x8)
0x3C	0x000A		sub	(n, m, a, b, a) -> (n, m, a, b-a)	(0x4 0x8)
0x3E	0x3011		j LOOP	(n, m, a, b-a)	(0x4 0x8)
0x40	0x000B	RETURNB:	swap	(n, m, a, b) -> (n, m, b, a)	(0x4 0x8)
0x42	0x0002		drop	(n, m, b, a) -> (n, m, b)	(0x4 0x8)
0x44	8000x0		return	(n, m, b)	$(0x4, 0x8) \rightarrow (0x4)$
0x46	0x0002	RETURNA:	drop	(n, m, a, b) -> (n, m, a)	(0x4, 0x8)
0x48	0x0008		return	(n, m, a)	$(0x4, 0x8) \rightarrow (0x4)$

Code Fragments

Return					
Int main() {return (2 + 3) - 1;}					
ADDR	MC	LABEL	ASM	STACK	RETURN STACK
0x0	0x7002	MAIN:	pushi 2	() -> (2)	()
0x2	0x7003		pushi 3	(2) -> (2, 3)	()
0x4	0x0000		add	(2, 3) -> (5)	()
0x6	0x7001		pushi 1	(5) -> (5, 1)	()
0x8	0x000A		sub	(5, 1) -> (4)	()
0xA	0x0003		halt	(4)	()

Loading a	Loading an 16 bit address onto the stack. (load 1000 0000 0000 0001)				
ADDR	MC	LABEL	ASM	STACK	RETURN STACK
0x0	0x8008	MAIN:	lui 0x8	() -> (0x8000)	()
0x2	0x7001		pushi 1	(0x8000) -> (0x8000, 0x1)	()
0x4	0x0007		or	(0x8000, 0x1) -> (0x8001)	()
0x6	0x0003		halt		()

For Loop int main(){ int x = 1 for(int i = 0; i < 5; i++){ x++;}

ADDR	MC	LABEL	ASM	STACK	RETURN STACK
0x0	0x7001	MAIN:	pushi 1	() -> (x)	()
0x2	0x7000		pushi 0	(x)-> (x i)	()
0x4	0x0001	LOOP:	dup	(x i) -> (x i i)	()
0x6	0x7005		pushi 5	(x i i) -> (x i i 5)	()
0x8	0x0009		slt	(x i i 5) -> (x i i<5)	()
0xA	0x7001		pushi 1	(x i i < 5) -> (x i i < 5 1)	()
0xC	0x1009		beq OP	(x i i<5 1) -> (x i)	()
0xE	0x0002		drop	(x)	()
0x10	0x0003		halt	(x)	()
0x12	0x7001	OP:	pushi 1	(x i) -> (x i 1)	()
0x14	0x0000		add	(x i 1) -> (x i++)	()
0x16	0x000A		swap	(x i++) -> (i++ x)	()
0x18	0x7001		pushi 1	(i++ x) -> (i++ x 1)	()
0x1A	0x0000		add	(i++ x 1) -> (i++ x++)	()
0x1C	0x000B		swap	$(i++ \chi++) -> (\chi++ i++)$	()
0x1E	0x3002		j LOOP	(x++ j++)	()

Return Chain	
int main() {return f1(2);}	

int f1(int a) {return f2(a);}
int f2(int b) {return f3(b);}
int f3(int c) {return c+1;}

`					
ADDR	MC	LABEL	ASM	STACK	RETURN STACK
0x0	0x7002	MAIN:	pushi 2	() -> (2)	()
0x2	0x4003		jal F1	(2)	() -> (0x4)
0x4	0x0003		halt	(3)	()
0x6	0x4005	F1:	jal F2	(2)	$(0x4) \rightarrow (0x4, 0x8)$
8x0	0x0008		return	(3)	(0x4) -> ()
0xA	0x4007	F2:	jal F3	(2)	$(0x4, 0x8) \rightarrow (0x4, 0x8, 0xC)$
0xC	0x0008		return	(3)	$(0x4, 0x8) \rightarrow (0x4)$
0xE	0x7001	F3:	pushi 1	(2) -> (2, 1)	(0x4, 0x8, 0xC)
0x10	0x0000		add	(2, 1) -> (3)	(0x4, 0x8, 0xC)
0x12	0x0008		return	(3)	$(0x4, 0x8, 0xC) \rightarrow (0x4, 0x8)$

Reading Data From the Input Port					
ADDR	MC	LABEL	ASM	STACK	RETURN STACK
0x0	0x0004	MAIN:	getin	() -> (input)	()
0x2	0x0003		halt	(input)	()

RTL

Notes:

- stack is 64 registers
- Rstack is the return address stack and is 64 registers

	- J	
add, sub, or inst = Mem[PC] stack[0] = stack[1] OP stack[0] stack[1] = stack[2] stack[2] = stack[3] stack[63] = 0 PC = PC + 2	beq inst = Mem[PC] A = stack[0] B = stack[1] stack[0] = stack[2] stack[1] = stack[3] stack[62] = 0 stack[63] = 0 if (A-B==0): PC = (PC[15:13])(inst[11:0] << 1) else: PC = PC + 2	inst = Mem[PC] A = stack[0] stack[0] = stack[1] stack[1] = stack[2] stack[63] = 0 if (A==0): PC = (PC[15:13])(inst[11:0] << 1) else: PC = PC + 2
dup inst = Mem[PC] stack[63] = stack[62] stack[62] = stack[61] stack[1] = stack[0] PC = PC + 2	drop inst = Mem[PC] stack[0] = stack[1] stack[1] = stack[2] stack[63] = 0 PC = PC + 2	inst = Mem[PC]
getin inst = Mem[PC] stack[63] = stack[62] stack[62] = stack[61] stack[1] = stack[0] stack[0] = INPUT PC = PC + 2	j inst = Mem[PC] PC = (PC[15:13])(inst[11:0] << 1)	jal inst = Mem[PC] Rstack[63] = Rstack[62] Rstack[62] = Rstack[61] Rstack[1] = Rstack[0] Rstack[0] = PC + 2 PC = (PC[15:13])(inst[11:0] << 1)
js inst = Mem[PC] A = stack[0] stack[0] = stack[1] stack[1] = stack[2] stack[63] = 0 PC = A	<pre>lui inst = Mem[PC] stack[63] = stack[62] stack[62] = stack[61] stack[1] = stack[0] stack[0] = inst[3:0] << 12 PC = PC + 2</pre>	over inst = Mem[PC] stack[63] = stack[62] stack[2] = stack[1] stack[1] = stack[0] stack[0] = stack[2] PC = PC + 2


pop inst = Mem[PC] A = stack[0] stack[0] = stack[1] stack[1] = stack[2] stack[63] = 0 Mem[PC[15:13](inst[11:0] << 1)] = A PC = PC + 2	<pre>push inst = Mem[PC] stack[63] = stack[62] stack[1] = stack[0] stack[0] = Mem[PC[15:13](inst[11:0] << 1)] PC = PC + 2</pre>	<pre>pushi inst = Mem[PC] stack[63] = stack[62] stack[1] = stack[0] stack[0] = SE(inst[11:0]) PC = PC + 2</pre>
return inst = Mem[PC] A = Rstack[0] Rstack[0] = Rstack[1] Rstack[1] = Rstack[2] Rstack[63] = 0 PC = A	slt inst = Mem[PC] A = stack[0] B = stack[1] if (B < A): stack[0] = 1 else: stack[0] = 0 stack[1] = stack[2] stack[2] = stack[3] stack[63] = 0 PC = PC + 2	<u>swap</u> inst = Mem[PC] A = stack[0] stack[0] = stack[1] stack[1] = A PC = PC + 2


RTL Verification


We verified our RTI systematically by going through each instruction. We drew two stacks, PC and Memory and kept track of the number and order of steps that should be taken.


From doing this testing we caught several errors in our RTL.


- All of the instructions were incrementing the PC by adding 4. This should be 2 since our instructions are 16 bits long.
- jal it previously set stack[0] to PC+2 then stack[1] = stack[0] ... This meant that the value of PC+2 was being put in the entire stack. This was fixed by starting at stack[63] and going down and setting stack[0] lastl.
- pushi it previously shifted inst[11:0] left one before sign extending, we do not want this to happen since we only do the sign shifting when creating an address.













































Datapath Design



Control Signals

- 1. PCControl 3 bits
 - a. 000 = top of return stack
 - b. 001 = top of stack reg
 - c. 010 = PC[15:13]...(inst[11:0] << 1)
 - d. 011 = PC[15:13]...(inst[11:0] << 1) or (PC + 2)
 - e. 100 = PC + 2
- 2. StackControl 2 bits
 - a. 00 = SE(inst[11:0])
 - b. 01 = inst[3:0] << 12
 - c. 10 = memory read data
 - d. 11 = ALU result
- 3. StackOP 3 bits
 - a. 000 = none
 - b. 001 = push
 - c. 010 = pop and replace
 - d. 011 = pop
 - e. 100 = pop 2
 - f. 101 = swap

- 4. RStackOP 2 bit
 - a. 00 = none
 - b. 01 = pop
 - c. 10 = push
- 5. PCWrite whether or not to write to PC
- 6. MemWrite whether or not to write to Data Mem

Required Components

- 1. Multiplexer
 - a. Inputs at most 8 of i[15:0]
 - b. Outputs o[15:0] and goes to PC
 - c. Control 3 bits vary from 000 to 111
- 2. Sign Extender (12 bit -> 16 bit)
 - a. Inputs a[11:0] is the thing to be sign extended
 - b. Outputs r[15:0] is the sign extended 16 bit result
 - c. Control Bits none
 - d. Description This component sign extends a 12 bit bus into a 16 bit
 - e. RTL Symbols SE
- 3. Left Shifter
 - a. 1 bit (12 bit -> 13 bit)
 - b. 12 bit (4 bit -> 16 bit)
- 4. ALU with special operations
 - a. select A
 - b. select B
 - c. if A==B: 1

else: (

d. if A==0: 1

else:

e. if B<A: 1

else: 0

- 5. Adder
 - a. Inputs a[15:0], b[15:0] are two things to add
 - b. Outputs r[15:0] the unsigned result of adding a[15:0] and b[15:0]
 - c. Control Bits none
 - d. Description adds the 2 inputs as unsigned values
 - e. RTL Symbols +
- 6. 16 Bit Register
 - a. Inputs D[15:0] is the data to write, CLK the clock
 - b. Outputs O[15:0] is the output of the value in the register
 - c. Control Bits write determines if the PC should be set to value of D[15:0]
 - d. Description This is a component that can remember values and is able to be changed
 - e. RTL Symbols PC

7. Instruction Memory Block

- a. Inputs ra[15:0] is the read address and CLK is the clock
- b. Outputs d[15:0] is the data in memory at ra[15:0]
- c. Control Bits none
- d. Description This component is storage for instructions that are being executed
- e. RTL Symbols Mem

8. Data Memory Block

- a. Inputs ra[15:0] is the read address, wa[15:0] is the write address, wd[15:0] is the write data, and CLK is the clock
- b. Outputs d[15:0] is the data in memory at ra[15:0]
- c. Control Bits write tells whether or not to write to memory
- d. Description This component is storage for data that is pushed by the programmer
- e. RTL Symbols Mem

9. Control Unit

- a. Inputs inst[15:0]
- b. Outputs see control bits above
- c. Control Bits -
- d. Description Takes in the instruction and then sets all of the control bits throughout the datapath to correctly run that instruction
- e. RTL Symbols none

10. Stack Register

- a. Inputs w[15:0] is what should be written to the top of the stack if anything, CLK is the clock, and reset sets all of the registers to 0 if it is high on the negedge
- b. Outputs a[15:0] is the top value of the stack, b[15:0] is the value below the top
- c. Control Bits stackOP[2:0] is what stack operation should be done, these include
 - i. none used for halt and j, does nothing to the stack
 - ii. push used for many instructions such as pushi, pushes to the stack what is on w[15:0]
 - iii. pop and replace used for add, sub, or, and slt, pops the top off and replaces the next with w, which should contain a result of doing something with a[15:0] and b[15:0]
 - iv. pop used for many instructions such as drop, top element is popped
 - v. pop2 used for beq, pops top 2 things and uses them
 - vi. swap used for swap, doesn't change stack size and swaps top two
- d. Description This components output will always be the top two things currently on the stack. The stack can be changed by different stackOP and providing different values to w[15:0] to decide what to push or replace, data is written to the stack at the negative edge of the clock
- e. RTL Symbols stack, Rstack

11. Merger (3 bit and 13 bit -> 16 bit)

- a. Inputs a[2:0] and b[12:0]
- b. Outputs r[15:0] which is a 16 bit bus with a[2:0] corresponding to its top 3 bits and b[12:0] being the bottom 13 bits

- c. Control Bits none
- d. Description This component takes a 3 bit and 13 bit input and combines them into 1 bus where the 3 bit input is now the most significant 3 bits.
- e. RTL Symbols ... (we used a ... in the RTL to show that two busses should be joined)

Unit Testing

1. Multiplexer

• The test will put different inputs on each of the input wires, it will then go through each selection bit combination and see if the output is correct.

2. Sign Extender (12 bit -> 16 bit)

 The test will give several 12 bit wires as input and see if the correct value is returned in 16 bit form. The value of the number representing signed binary should never change.

3. Left Shifter

 Give various inputs, then verify that the number was shifted left the correct number of places and that zeroes were filled on the right.

4. ALU with special operations

 Test each operation with various inputs. The operations are detailed above in the Required Components section.

5. Adder

 Test that the adder does unsigned addition on various inputs. Make sure to check adding 2 as that is what it will be used for.

6. 16 Bit Register

 Verify that the register can be written to and that the value can be later read after some cycles.

7. Instruction Memory Block

 Verify that instructions can be put in memory through an initialization file. Also test that when getting these instructions that the correct instruction is retrieved for a given address.

8. Data Memory Block

 Verify that initialization works using an initialization file. Verify that read works given an address. Verify that it does not write when the write control bit is low.
 Verify that it does write when the write control bit is high and that when read the new value is actually there.

9. Control Unit

 Verify that for every instruction the correct control bits are set throughout the datapath.

10. Stack Register

 Verify that each of the 6 stackOPs function correctly. Verify that the reset signal actually resets the register stack. Verify that the write happens on the falling edge of the clock while a read can happen on the rising edge.


11. Merger (3 bit and 13 bit -> 16 bit)

 Verify that when given various 3 bit values and a 13 bit values that the result is a 16 bit value with the 3 bits from the input in the most significant bits and the 13 in the least.

Integration Plan

1. Push/Pop


The first part we plan to integrate are the Stack Register, ALU. Together, they should be able to push and pop on to the Stack depends on the instruction. Tests will start from initializing value in StackOps[2:0] and ALUEnable, letting ALU perform different operations based on the control input, and then change the value of StackOps. The parts integrated in this step are highlighted in the picture below.



2. Updating PC

The next part we plan to integrate are the PC, Adder, Instruction Memory, Return Stack, and multiplexers. Combining these parts, the value in PC should be updated the way we intend to. During the test, the value of StackOp[2:0] and control in multiplexer will be initialized. Tests will also consists of repeating push and pop from Return Stack and

monitoring the value in PC. The diagram below highlights the parts integrated so far.



3. Adding Control, Data Memory, Bus Tap, Sign-Extender, Left-Shifter.

The last part we will integrate are Control, Data Memory, Bus Tap, Sign-Extender, Left-Shifter. Test will be similar to the previous parts, but we will be able to add more than 2 inputs into the multiplexer in this part.

