





Layout Area



Run with post-layout simulation



Run with schematic




Passed LVS:


The screenshot displays the Cadence LVS Debug window for a project named 'Project_115c@eeapps04.seas.ucla.edu'. The window is titled 'LVS Debug - Project_115c@eeapps04.seas.ucla.edu' and features a menu bar with 'File', 'View', 'Options', 'Tools', and 'Help'. The main content area is divided into two panes: 'Cell List (sch || lay)' and 'Summary (sch || lay)'. The 'Cell List' pane shows a table of cells with columns for 'Cell Name', 'Schematic', and 'Layout'. The 'Summary' pane displays the result of the LVS check: '*** Schematic and Layout Match'. Below the summary, there are three buttons: 'Open Schematic Cell...', 'Open Layout Cell...', and 'Open Tool...'. The background of the window shows a complex circuit layout with various components and connections. The status bar at the bottom indicates the current selection: 'PreSel: Inst Name(I1) CellName(5-BComp_2)' and provides mouse and keyboard shortcuts: 'mouse L: mouseSingleSelectPt()', 'M: vuiLVSRUN()', and 'R: _IxDiMousePopUp()'.

| Cell Name | Schematic | Layout |
|---------------|---------------------|--------|
| Inst Name(I1) | CellName(5-BComp_2) | |


Passed DRC:



Comparator



Absolute value



Top cell

