Interrupts

Eduardo Barrera Julián Nieto Juan Manuel López <u>Mariano Ruiz</u>





Interrupts

- Mechanism to handle asynchronous events.
- When an interrupt happens, the microcontroller does several actions:
 - Save the current software context and program counter
 - Jump to the Interrupt Service Routine (ISR)
- When the ISR finishes, the software context is restored and continues with program execution
- The ARM Cortex-M family provides a unit to manage the interrupts. Nested Vectored Interrupt Controller (NVIC)








Nested Vectored Interrupt Controller (NVIC)

 The NVIC manages the interrupts and the exceptions (from internal peripherals, from external GPIO lines, etc)











Nested Vectored Interrupt Controller (NVIC)

The processor knows where to jump when an event happens
using the vector table (ordered by priority)
RECUERDA INVOCAR EL
VECTOR DE INTERPURCIONE

	_		•	• • • • • • • • • • • • • • • • • • • •			
	Number	Exception type	Priority ^a	Function VECTOR DE INTERRUPCIONES!			
	1	Reset	-3	Reset			
2		NMI	-2	Non-Maskable Interrupt			
	3	Hard Fault	-1	All classes of Fault, when the fault cannot activate because of priority or the Configurable Fault handler has been disabled.			
	4	Memory		MPU mismatch, including access violation and no match. This is			
		Management ^c	Configurable ^b	used even if the MPU is disabled or not present.			
	5	Bus Fault ^c	Configurable	Pre-fetch fault, memory access fault, and other address/memory related.			
	6	Usage Fault ^c	Configurable	Usage fault, such as Undefined instruction executed or illegal state transition attempt.			
	7-10	-	-	RESERVED			
	11	SVCall	Configurable	System service call with SVC instruction.			
	12	Debug Monitor ^c	Configurable	Debug monitor – for software based debug.			
	13	-	-	RESERVED Exceptions are managed like			
	14	PendSV	Configurable	Pending request for system service. interrupts too			
	15	SysTick	Configurable	System tick timer has fired.			
	16-[47/240] ^d	IRQ	Configurable	IRQ Input Source: Mastering STM32. Carmine Noviello			







Nested Vectored Interrupt Controller (NVIC)

 The processor knows where to jump when an event happens using the vector table

Number	Exception type	Priority ^a	Function			
1	Reset	-3	Reset			
2	NMI	-2	Non-Maskable Interrupt			startup stm32f429xx.s file
3	Hard Fault	-1	All classes of Fault, when the fault cannot a priority or the Configurable Fault handler h			startup_stiff321423xx.3 file
4	Memory Management ^c	Configurable ^b	MPU mismatch, including access violation a used even if the MPU is disabled or not pres		is	
5	Bus Fault ^c	Configurable	Pre-fetch farelated. : Vector Table	Mapped to	o Address O at Reset	
6	Usage Fault ^c	Configurable	Usage fault, transition a	AREA EXPORT	RESET, DATA, READONLY Vectors	·
7-10	-	-	RESERV ED	EXPORT	Vectors End	
11	SVCall	Configurable	System serv	EXPORT	Vectors_End Vectors Size	
12	Debug Monitor ^c	Configurable	Debug i ion	EAPORI	vectors_size	
13	-	-	RESERVED Vectors	DCD	initial sp	; Top of Stack
14	PendSV	Configurable	Pending req	DCD	Reset Handler	; Reset Handler
15	SysTick	Configurable	System ick	DCD	NMI Handler	; NMI Handler
16-[47/240] ^d	IRQ	Configurable	IRQ Inp it	DCD	HardFault Handler	; Hard Fault Handler
				DCD	MemManage Handler	; MPU Fault Handler
				DCD	BusFault_Handler	; Bus Fault Handler
				DCD	UsageFault Handler	; Usage Fault Handler
				DCD	0	: Reserved
				DCD	0	: Reserved
				DCD	0	: Reserved
				DCD	0	: Reserved
				DCD	SVC Handler	; SVCall Handler
				DCD	DebugMon Handler	; Debug Monitor Handler
				DCD	0	: Reserved
				DCD	PendSV Handler	; PendSV Handler
				DCD	SysTick Handler	; SysTick Handler
				202	Dybrion_nanaici	, bjblios mandlel
				; Exter	nal Interrupts	
			\	DCD	WWDG_IRQHandler	; Window WatchDog
			\	DCD	PVD_IRQHandler	; PVD through EXTI Line detection
				DCD	TAMP_STAMP_IRQHandler	; Tamper and TimeStamps through the EXTI line
				DCD	RTC_WKUP_IRQHandler	; RTC Wakeup through the EXTI line








Interrupt Lifecycle

Interrupt lifecycle example



- The ISR routine must fulfil this criterium:
 - Reduce execution time avoiding loops and intensive operations







- After reset, all interrupts are disabled, except Reset, NMI, and Hard Fault
- Enabling an interrupt IRQ using HAL:
 - void HAL_NVIC_EnableIRQ (IRQn_Type IRQn);

IRQn_Type is an enumerated datatype defined in stm32f429xx.h file

- Disabling an interrupt:
 - void HAL NVIC DisableIRQ (IRQn Type IRQn);
- Obviously, the peripheral must be configured to generate interrupts







- An ISR must be defined
 - First, inside the ISR the associate pending bit must be cleared
 - Later the interrupt code is executed








This code shows how manage an interrupt for an external GPIO

```
A switch is connected to PIN 13 PORT C
```

```
//Ports 10 to 15 use the EXTI15 10 IRQ line.
  HAL NVIC EnableIRQ(EXTI15 10 IRQn);
//ISR implementation
void EXTI15 10 IRQHandler(void) {
    HAL GPIO EXTI CLEAR IT (GPIO PIN 13);
  // ISR Body;
                 PA0 □-
                 PB0 □-
                 PC0 -
```

1.- Enable Interrupt



```
stm32f4xx_hal_cortex.c stm32f4xx_hal_cortex.h
                                          stm32f429xx.h
                                                      startup stm32f429xx.s
* @brief STM32F4XX Interrupt Number Definition
         in @ref Library configuration section
typedef enum
/***** Cortex-M4 Processor Exceptions Numbers **********************************
 NonMaskableInt IRQn
                           = -14,
                                     /*!< 2 Non Maskable Interrupt
 MemoryManagement IRQn
                                     /*!< 4 Cortex-M4 Memory Management Interrupt
 BusFault IRQn
                                    /*!< 5 Cortex-M4 Bus Fault Interrupt
 UsageFault IRQn
                                    /*!< 6 Cortex-M4 Usage Fault Interrupt
                                     /*!< 11 Cortex-M4 SV Call Interrupt
 SVCall IRQn
 DebugMonitor IRQn
                                     /*!< 12 Cortex-M4 Debug Monitor Interrupt
 PendSV IRQn
                                     /*!< 14 Cortex-M4 Pend SV Interrupt
 SysTick IRQn
                                     /*!< 15 Cortex-M4 System Tick Interrupt
/*!< Window WatchDog Interrupt
 WWDG IRQn
                           = 0,
 PVD IRQn
                                     /*!< PVD through EXTI Line detection Interrupt
 USART1 IROn
                                     /*!< USART1 global Interrupt
 USART2 IRQn
                                     /*!< USART2 global Interrupt
 USART3 IROn
                                     /*!< USART3 global Interrupt
                           = 39,
 EXTI15 10 IROn
                                     /*!< External Line[15:10] Interrupts
                                    /*!< RTC Alarm (A and B) through EXTI Line Interrupt
 RTC Alarm IRQn
 OTG FS WKUP IRQn
                                     /*!< USB OTG FS Wakeup through EXTI line interrupt
 LTDC IRQn
                            = 88,
                                     /*!< LTDC global Interrupt
 LTDC ER IROn
                                     /*!< LTDC Error global Interrupt
                            = 89,
 DMA2D IROn
                                     /*!< DMA2D global Interrupt
} IRQn Type;
```








DE SISTEMAS Y TELECOMUNICACIÓN

This code shows how manage interrupt for an external GPIO.

A switch is connected to PIN 13 PORT C









DE SISTEMAS Y TELECOMUNICACIÓN

This code shows how manage interrupt for an external GPIO.


A switch is connected to PIN 13 PORT C

```
//Ports 10 to 15 use the EXTI15_10 IRQ line.

HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

//ISR implementation

void EXTI15_10_IRQHandler(void) {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
    // ISR Body;
}
```



iiii IMPORTANT!!!!

Do not forget to configure the peripheral to work in interrupt MODE

Configure the peripheral before interrupts are used

See: stm32l4xx_hal_gpio.h







Use this method!

HAL interrupt Model.

```
//Ports 10 to 15 use the EXTI15_10 IRQ line.

HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

//ISR implementation

void EXTI15_10_IRQHandlex(void) {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
    // ISR Body;
}
```

HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);


void EXTI15_10_IRQHandler(void) {
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 //ISR Body
}

The peripheral interrupt flag is cleared

HAL provides a higher degree of abstraction

Look for the function in the file stm32F4xx_hal_YYY.c
With YYY for specific peripheral.



Source: Mastering STM32. Carmine Noviello








Interrupts Priority

- ARM Cortex-M architecture has the capability to assign priority to interrupts
- Priority is handled using an eight-bit register (M3/M4/M7)



16 priority levels 0x00, 0x10, 0x20 ---- 0xD0, 0xE0, 0xF0.

Higher priority


Lower priority







Interrupt Preemption (concept)







UNIVERSIDAD POLITÉCNICA DE MADRID




Interrupts Priority


Priority / Subpriority

Scheme: Preemption Priority / Sub-priority
Five working groups can be configured

Bits AIRCR in System Control Block register let assign a Priority / Subpriority scheme.

Source: Mastering STM32. Carmine Noviello





★Interrupt fired

Pending state cleared

Pending Interrupt

Active Interrupt

HAL_Init()
function configures
NVIC_PRIORITYGROUP_4

void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup);

void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority);







HAL Functions and Handlers

Initialization and de-initialization

```
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup);
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority);
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
void HAL_NVIC_SystemReset(void);
```

Peripheral Control

```
uint32_t HAL_NVIC_GetPriorityGrouping(void);
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority);
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn);
```

IRQn_Type see stm32f29xx.h file

PriorityGroup see stm32f4xx_hal_cortex.h





