

Hardware Abstraction & Low Level Layers for STM32

Eduardo Barrera

Julián Nieto


Mariano Ruiz

Problem to solve

- What is the best way to program a complex microprocessor-based system and its peripherals?
 - Directly using assembler (complex and device dependent)
 - Using code provided by the manufacturer for a specific device/model
 - Using software libraries with different optimizations levels
 - HAL and LL libraries are examples of this (STM32 CUBE)
 - In our course, we have decided to use the HAL provided by ST Microelectronics because it is the same library for all the 32-bit families




Three different approaches

ST Embedded software offer - Positioning




In Microprocessor Based Systems we will use the HAL API

ST Embedded software offer – Comparison

Offer		Portability	Optimization (Memory & Mips)	Easy	Readiness	Hardware coverage
 STM32Snippets			+++			+
 Standard Peripheral Library		++	++	+	++	+++
 STM32 Cube	HAL API	+++	+	++	+++	+++
	LL APIs		+++			++

Development of applications for ARM 32 devices using KEIL-MDK




Software development in SBM HAL

- Keil Microvision for editing, compiling, linking, and debugging
- STM-32 HAL for configuring:
 - clocks and reset circuits (HAL RCC)
 - GPIO
 - Timers
 - Interrupts (NVIC and EXT1)
- CMSIS-Drivers for:
 - I2C and SPI
 - USART

RCC: Reset and Clock Control


Reset circuit

- Reset sources acts on NRST pin.
- Reset service routine is fixed at address 0x00000004





Reset circuit (3 types of reset sources)

- System Reset
 - Low level on external pin NRST
 - Window watchdog end of count condition (WWDG). Counter that must be refreshed within a specific time window. If not, the watchdog generates a system reset. WWDG is connected to APB1.
 - Independent watchdog end of count (IWDG). Triggers a system reset if a counter reaches a given timeout value (it uses the RC oscillator)
 - Software reset
 - Low power management reset
 - Reset when entering in the Standby mode
 - Reset when entering in Stop mode
- Power reset
 - Power-on/down reset (POR/PDR), “Brownout Reset” (BOR)
- Backup domain reset (Reset of RTC registers)



NUCLEO-144 with STM32F429ZI

- B2 Button: generates reset on NRST signal
- Connection detail in NUCLEO-144 with STM32F429ZI (144 pins)



Creation of a default project with Keil Microvision

- Run Keil Microvision
- New Project
- Select the ST device
- Select the minimum software elements (next slide)
- Press OK
- Inspect the project created

Manage Run-Time Environment

Software Component	Sel.	Variant	Version	Description
Board Support		NUCLEO-F429ZI	1.0.0	STMicroelectronics NUCLEO-F429ZI Development Board
CMSIS				Cortex Microcontroller Software Interface Components
CORE	<input checked="" type="checkbox"/>		5.5.0	CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M, ARMv8.1-M
DSP	<input type="checkbox"/>	Source	1.9.0-dev	CMSIS-DSP Library for Cortex-M, SC000, and SC300
NN Lib	<input type="checkbox"/>		3.0.0	CMSIS-NN Neural Network Library
RTOS (API)	<input type="checkbox"/>		1.0.0	CMSIS-RTOS API for Cortex-M, SC000, and SC300
RTOS2 (API)	<input type="checkbox"/>		2.1.3	CMSIS-RTOS API for Cortex-M, SC000, and SC300
CMSIS Driver				Unified Device Drivers compliant to CMSIS-Driver Specifications
Compiler		ARM Compiler	1.6.0	Compiler Extensions for ARM Compiler 5 and ARM Compiler 6
Device				Startup, System Setup
Startup	<input checked="" type="checkbox"/>		2.6.3	System Startup for STMicroelectronics STM32F4 Series
STM32Cube Framework (API)			1.1.0	STM32Cube Framework
Classic	<input checked="" type="checkbox"/>		1.7.9	Configuration via RTE_Device.h
STM32CubeMX	<input type="checkbox"/>		1.0.0	Configuration via STM32CubeMX
STM32Cube HAL				STM32F4xx Hardware Abstraction Layer (HAL) Drivers
ADC	<input type="checkbox"/>		1.7.9	Analog-to-digital converter (ADC) HAL driver
CAN	<input type="checkbox"/>		1.7.9	Controller area network (CAN) HAL driver
CRC	<input type="checkbox"/>		1.7.9	CRC calculation unit (CRC) HAL driver
Common	<input checked="" type="checkbox"/>		1.7.9	Common HAL driver
Cortex	<input checked="" type="checkbox"/>		1.7.9	Cortex HAL driver
DAC	<input type="checkbox"/>		1.7.9	Digital-to-analog converter (DAC) HAL driver
DCMI	<input type="checkbox"/>		1.7.9	Digital camera interface (DCMI) HAL driver
DMA2D	<input type="checkbox"/>		1.7.9	Chrom-Art Accelerator (DMA2D) HAL driver
DMA	<input type="checkbox"/>		1.7.9	DMA controller (DMA) HAL driver
ETH	<input type="checkbox"/>		1.7.9	Ethernet MAC (ETH) HAL driver
EXTI	<input type="checkbox"/>		1.7.9	External interrupts and event controller (EXTI) HAL driver
Flash	<input type="checkbox"/>		1.7.9	Embedded Flash memory (Flash) HAL driver
GPIO	<input checked="" type="checkbox"/>		1.7.9	General-purpose I/O (GPIO) HAL driver
HCD	<input type="checkbox"/>		1.7.9	USB Host controller (HCD) HAL driver
I2C	<input type="checkbox"/>		1.7.9	Inter-integrated circuit (I2C) HAL driver
I2S	<input type="checkbox"/>		1.7.9	I2S HAL driver
IRDA	<input type="checkbox"/>		1.7.9	IrDA HAL driver
IWDG	<input type="checkbox"/>		1.7.9	Independent watchdog (IWDG) HAL driver
LTDC	<input type="checkbox"/>		1.7.9	LCD-TFT Controller (LTDC) HAL driver
MMC	<input type="checkbox"/>		1.7.9	Multi Media Card (MMC) HAL driver
NAND	<input type="checkbox"/>		1.7.9	NAND Flash controller (NAND) HAL driver
NOR	<input type="checkbox"/>		1.7.9	NOR Flash controller (NOR) HAL driver
PC Card	<input type="checkbox"/>		1.7.9	PC Card controller HAL driver
PCD	<input type="checkbox"/>		1.7.9	USB Peripheral controller (PCD) HAL driver
PWR	<input checked="" type="checkbox"/>		1.7.9	Power controller (PWR) HAL driver
RCC	<input checked="" type="checkbox"/>		1.7.9	Reset and clock control (RCC) HAL driver
RNG	<input type="checkbox"/>		1.7.9	Random number generator (RNG) HAL driver
RTC	<input type="checkbox"/>		1.7.9	Real-time clock (RTC) HAL driver

Validation Output

Description

Resolve Select Packs Details OK Cancel

Elements to select

Project

Project: rccbasic


Target 1

- Source Group 1
 - CMSIS
 - Device
 - stm32f4xx_hal.c (STM32Cube HAL:Common)
 - stm32f4xx_hal_cortex.c (STM32Cube HAL:Cortex)
 - stm32f4xx_hal_gpio.c (STM32Cube HAL:GPIO)
 - stm32f4xx_hal_pwr.c (STM32Cube HAL:PWR)
 - stm32f4xx_hal_pwr_ex.c (STM32Cube HAL:PWR)
 - stm32f4xx_hal_rcc.c (STM32Cube HAL:RCC)
 - stm32f4xx_hal_rcc_ex.c (STM32Cube HAL:RCC)
 - RTE_Device.h (STM32Cube Framework:Classic)
 - startup_stm32f429xx.s (Startup)
 - stm32f4xx_hal_conf.h (STM32Cube Framework:Classic)
 - system_stm32f4xx.c (Startup)

Reset handler (in ARM assembly)

- See file startup_stm32f429xx.s
- After a hardware reset the Cortex Microprocessor starts the execution of the Reset Handler. The address of this handler is stored at address 0x00000004
- It calls first to “SystemInit” function and then calls “__main” (the C main() function)
- SystemInit is defined in “system_stm32f4xx.c” file (startup package)

```
; Reset handler
Reset_Handler PROC
    EXPORT Reset_Handler [WEAK]
    IMPORT SystemInit
    IMPORT __main
    LDR R0, =SystemInit
    BLX R0
    LDR R0, =__main
    BX R0
ENDP
```




Reset Handler

- During the execution of the reset handler
 - The processor is using the internal clock
 - The different PINs are in the default state
- The user/developer has to configure the processor and the peripherals. This should be done in the main function
 - the first function to call in the main is “HAL_Init()” to gain access to the HAL Library

(Keil) Debug Connect Options

- Normal: stops CPU at the current executed instructions after connecting
- With Pre-reset: applies a hardware reset before connecting the device
- Under Reset: holds the hardware reset active while connecting to the device
- Without stop: connects and disconnects without explicitly stopping the CPU



(Keil) Debug Reset options


- Reset after connect: enables or disables the operation selected in the Reset drop-down list
- HW Reset: asserts the hardware reset signal
- SYSRESETREQ: performs a software reset (Cortex M and peripherals are reset)
- VECTRESET: Set the VECTRESET bit and only the cortex M is reset

Memory MAP and boot mode

Table 2. Boot modes

Boot mode selection pins		Boot mode	Aliasing
BOOT1	BOOT0		
x	0	Main Flash memory	Main Flash memory is selected as the boot space
0	1	System memory	System memory is selected as the boot space
1	1	Embedded SRAM	Embedded SRAM is selected as the boot space


- NUCLEO 144:
Default BOOT0=0



MS30424V4


RCC: Clock Control

Basic clock circuitry for the STM32Fxxx



- The STM32F microcontroller system clock can come from one of three sources:
 - The high-speed internal clock (HSI)
 - The high-speed external clock (HSE)
 - The phase locked loop (PLL) clock
- The `RCC_CR` (CLOCK CONTROL) and `RCC_CFGR` (CLOCK CONFIGURATION) registers are used to select and enable the clock source



Basic clock circuitry for the STM32Fxxx




- After resetting the HSI (High-speed internal clock) is enabled
- HSE (High-speed external clock)

Basic clock circuitry for the STM32Fxxx


- Bus prescalers and peripheral clocks
- Using the Phase Locked loop





In the Keil Microvision Project

- In “Source Group 1”->Add New Item (User Code Template)
- Select Device->'main' module for STM32Cube HAL->Add



- Display the content of “main.c”
- Inspect the content of SystemClock_Config function


Clock configuration I

```
static void SystemClock_Config(void)
{
    RCC_ClkInitTypeDef RCC_ClkInitStruct;
    RCC_OscInitTypeDef RCC_OscInitStruct;

    /* Enable Power Control clock */
    __HAL_RCC_PWR_CLK_ENABLE();

    .....
    /* Enable HSE Oscillator and activate PLL with HSE as source
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
    RCC_OscInitStruct.PLL.PLLM = 25;
    RCC_OscInitStruct.PLL.PLLN = 336;
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
    RCC_OscInitStruct.PLL.PLLQ = 7;
```





```

if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
{
    /* Initialization Error */
    Error_Handler();
}

/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
   clocks dividers */
RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK |
RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
{
    /* Initialization Error */
    Error_Handler();
}



..
}

```


Clock distribution for peripherals and other HW elements

• 32f429 Datasheet

Figure 4. STM32F427xx and STM32F429xx block diagram



Defining the HSE_VALUE in Microvision



- This is equivalent to:
 - `#define HSE_VALUE 8000000`

HAL parameters “customization”

Project

Project: rccbasic

Target 1

Source Group 1

CMSIS

Device

- stm32f4xx_hal.c (STM32Cube HAL:Common)
- stm32f4xx_hal_cortex.c (STM32Cube HAL:Cortex)
- stm32f4xx_hal_gpio.c (STM32Cube HAL:GPIO)
- stm32f4xx_hal_pwr.c (STM32Cube HAL:PWR)
- stm32f4xx_hal_pwr_ex.c (STM32Cube HAL:PWR)
- stm32f4xx_hal_rcc.c (STM32Cube HAL:RCC)
- stm32f4xx_hal_rcc_ex.c (STM32Cube HAL:RCC)
- RTE_Device.h (STM32Cube Framework)
- startup_stm32f429xx.s (Startup)
- stm32f4xx_hal_conf.h (STM32Cube HAL:RCC)
- system_stm32f4xx.c (Startup)

stm32f4xx_hal_conf.h

```
210 * (when HSE is used as system clock source, directly or through the PLL).
211 */
212 #if !defined (HSE_VALUE)
213 #define HSE_VALUE (8000000U) /*< Value of the External oscillator in Hz */
214 #endif /* HSE_VALUE */
215
216 #if !defined (HSE_STARTUP_TIMEOUT)
217 #define HSE_STARTUP_TIMEOUT (100U) /*< Time out for HSE start up, in ms */
218 #endif /* HSE_STARTUP_TIMEOUT */
219
220 /**
221 * @brief Internal High Speed oscillator (HSI) value.
222 * This value is used by the RCC HAL module to compute the system frequency
223 * (when HSI is used as system clock source, directly or through the PLL).
224 */
225 #if !defined (HSI_VALUE)
226 #define HSI_VALUE (16000000U) /*< Value of the Internal oscillator in Hz*/
227 #endif /* HSI_VALUE */
228
229 /**
230 * @brief Internal Low Speed oscillator (LSI) value.
231 */
232 #if !defined (LSI_VALUE)
233 #define LSI_VALUE (32000U)
```


File local to your project

Keil Microvision

First Project from scratch



Steps I

- Project->New Microvision Project
- Device selection (STM32F429ZI)




Steps II

• Configuration of the Run Time Environment





Step III

- Project created



Step IV

- Adding a basic “main.c” file




Step V

- Some details of “main.c”
 - RTE_Components.h added
 - main() calls to
 - HAL_Init()
 - SystemClock_Config();
 - SystemCoreClockUpdate();
 - SystemClock_Config() and Error_Handler functions code
 - Main code is an infinite loop


Step VI

- Add definition of HSE_VALUE to the Keil project
- Compile and debug




Activating the debug

- Select “Debug Information”
- For release version unselect it!



(Keil) Debug Connect Options

- Normal: stops CPU at the current executed instructions after connecting
- With Pre-reset: applies a hardware reset before connecting the device
- Under Reset: holds the hardware reset active while connecting to the device
- Without stop: connects and disconnects without explicitly stopping the CPU




(Keil) Debug Reset options

- Reset after connect: enables or disables the operation selected in the Reset drop-down list
- HW Reset: asserts the hardware reset signal
- SYSRESETREQ: performs a software reset (Cortex M and peripherals are reset)
- VECTRESET: Set the VECTRESET bit and only the cortex M is reset

Serial Wire Debug (Speed configuration)

- Set to 4MHz maximum

Figure 36. Keil® SWD Speed Setting



The image shows the 'Cortex-M Target Driver Setup' dialog box in Keil, with the 'Debug' tab selected. The 'SW Device' section is highlighted with a red rectangle, showing the 'SWDIO' device with IDCODE '0x2BA01477' and Device Name 'ARM CoreSight SW-DP'. The 'Clock' section shows 'Req: 4 MHz' and 'Selected: 4 MHz'. The 'Debug' section at the bottom shows 'Connect & Reset Options' with 'Connect: Normal' and 'Reset: Autodetect', and 'Cache Options' with 'Cache Code' and 'Cache Memory' checked.

Cortex-M Target Driver Setup

Debug | Trace | Flash Download

Debug Adapter
Unit: ST-LINK/V2-1
☐ Shareable ST-Link
Serial Number: 0677FF495351885087172407
Version: HW: V2-1 FW: V2J36M26
☒ Check version on start

Target Com
Port: SW

Clock
Req: 4 MHz Selected: 4 MHz

SW Device

IDCODE	Device Name	Move
SWDIO 0x2BA01477	ARM CoreSight SW-DP	Up Down

☒ Automatic Detection ID CODE:
☐ Manual Configuration Device Name:
Add Delete Update IR len: AP: 0

Debug
Connect & Reset Options
Connect: Normal Reset: Autodetect
☒ Reset after Connect ☐ Stop after Reset


Cache Options
☒ Cache Code
☒ Cache Memory

Download Options
☐ Verify Code Download
☐ Download to Flash

OK Cancel Apply

Debug capabilities

Table 7. STM32 Series vs. debug capabilities

STM32 Series 	Cortex type	SWD	JTAG	ETM	SWO	Hardware breakpoints	Core Reset	MCO ⁽¹⁾
L0/F0	M0/0+	Yes	No	No	No	4	No	1
F1/L1/F2	M3	Yes	Yes	Yes ⁽²⁾	Yes	6	Yes	1
F3/F4/L4	M4	Yes	Yes	Yes ⁽²⁾	Yes	6	Yes	2 ⁽²⁾
F7/H7	M7	Yes	Yes	Yes ⁽²⁾	Yes	8	Yes	2 ⁽²⁾

1. Microcontroller Clock Output (refer to [Section 8.2: Microcontroller clock output \(MCO\) on page 87](#))
2. Depends on package size. Check availability in the Pin Allocation Table in the related datasheet.