Hardware Abstraction & Low Level Layers for STM32

Eduardo Barrera Julián Nieto <u>Mariano Ruiz</u>





Problem to solve

- What is the best way to program a complex microprocessor-based system and its peripherals?
 - Directly using assembler (complex and device dependent)
 - Using code provided by the manufacturer for a specific device/model
 - Using software libraries with different optimizations
 levels
 - HAL and LL libraries are examples of this (STM32 CUBE)
 - In our course, we have decided to use the HAL provided by ST Microelectronics because it is the same library for all the 32-bit families








Three different approaches

ST Embedded software offer - Positionning









In Microprocessor Based Systems we will use the HAL API

ST Embedded software offer – Comparison


Offer		Portability	Optimization (Memory & Mips)	Easy	Readiness	Hardware coverage	
STM32Snippets			+++			+	
Standard Peripheral Library		++	++ ++ +		++	+++	
STM32 Cube	HALAPI	+++	+	++	+++	+++	
	LL APIs		+++			++	







Development of applications for ARM 32 devices using KEIL-MDK









Software development in SBM HAL

- Keil Microvision for editing, compiling, linking, and debugging
- STM-32 HAL for configuring:
 - clocks and reset circuits (HAL RCC)
 - GPIO
 - Timers
 - Interrupts (NVIC and EXT1)
- CMSIS-Drivers for:
 - I2C and SPI
 - USART








RCC: Reset and Clock Control





Reset circuit

- Reset sources acts on NRST pin.
- Reset service routine is fixed at address 0x0000004










Reset circuit (3 types of reset sources)

- System Reset
 - Low level on external pin NRST
 - Window watchdog end of count condition (WWDG). Counter that must be refreshed within a specific time window. If not, the watchdog generates a system reset. WWDG is connected to APB1.
 - Independent watchdog end of count (IWDG). Triggers a system reset if a counter reaches a given timeout value (it uses the RC oscillator)
 - Software reset
 - Low power management reset

UNIVERSIDAD POLITÉCNICA DE I

- Reset when entering in the Standby mode
- Reset when entering in Stop mode
- Power reset
 - Power-on/down reset (POR/PDR), "Brownout Reset" (BOR)
- Backup domain reset (Reset of RTC registers)










NUCLEO-144 with STM32F429ZI

- B2 Button: generates reset on NRST signal
- Connection detail in NUCLEO-144 with STM32F429ZI (144 pins)










Creation of a default project with Keil Microvision

- Run Keil Microvision
- New Project
- Select the ST device
- Select the minimum software elements (next slide)
- Press OK
- Inspect the project created










Reset handler (in ARM assembly)

- See file startup_stm32f429xx.s
- After a hardware reset the Cortex Microprocessor starts the execution of the Reset Handler. The address of this handler is stored at address 0x00000004
- It calls first to "SystemInit" function and then calls "__main" (the C main() function)
- SystemInit is defined in "system_stm32f4xx.c" file (startup package)









Reset Handler

- During the execution of the reset handler
 - The processor is using de internal clock
 - The different PINs are in the default state
- The user/developer has to configure the processor and the peripherals. This should be done in the main function
 - the first function to call in the main is "HAL_Init()" to gain access to the HAL Library








(Keil) Debug Connect Options

- Normal: stops CPU at the current executed instructions after connecting
- With Pre-reset: applies a hardware reset before connecting the device
- Under Reset: holds the hardware reset active while connecting to the device
- Without stop: connects and disconnects without explicitly stopping the CPU







(Keil) Debug Reset options

- Reset after connect: enables or disables the operation selected in the Reset drop-down list
- HW Reset: asserts the hardware reset signal
- SYSRESETREQ: performs a software reset (Cortex M and peripherals are reset)
- VECTRESET: Set the VECTRESET bit and only the cortex M is reset








Memory MAP and boot mode

Table 2. Boot modes

Boot mode selection pins		Boot mode	Aliasing		
BOOT1	воот0	Boot mode	Aliability		
X	0	Main Flash memory	Main Flash memory is selected as the boot space		
0	1	System memory	System memory is selected as the boot space		
1	1	Embedded SRAM	Embedded SRAM is selected as the boot space		

• NUCLEO 144: Default BOOT0=0










DE SISTEMAS Y TELECOMUNICACIÓN

RCC: Clock Control





Basic clock circuitry for the STM32Fxxx




- The STM32F microcontroller system clock can come from one of three sources:
 - The high-speed internal clock (HSI)
 - The high-speed external clock(HSE)
 - The phase locked loop (PLL) clock
- The RCC_CR (CLOCK CONTROL) and RCC_CFGR (CLOCK CONFIGURATION) registers are used to select and enable the clock source







Basic clock circuitry for the STM32Fxxx



- After resetting the HSI (High-speed internal clock) is enabled
- HSE (High-speed external clock)






Basic clock circuitry for the STM32Fxxx

 Bus prescalers and peripheral clocks

RCC CFGR:HPRE Clock Sources Clock to Cortex HSI AHB SYSCLK Core HSE Prescaler /1,2..512 PLL source Peripheral Clocks APBx RCC CFGR:SW Prescaler /1,2...512 Peripheral Clock RCC CFGR:PPREx Enable. RCC_AHBxEN


 Using the Phase Locked loop


















In the Keil Microvision Project

 In "Source Group 1"->Add New Item (User Code Template)

Select Device->'main' module for STM32Cube HAL->

Add



- Display the content of "main.c"
- Inspect the content of SystemClock_Config function







Clock configuration I


```
static void SystemClock Config (void)
 RCC ClkInitTypeDef RCC ClkInitStruct;
 RCC OscInitTypeDef RCC OscInitStruct;
  /* Enable Power Control clock */
   HAL RCC PWR CLK ENABLE();
  /* Enable HSE Oscillator and activate PLL with HSE as source
 RCC OscInitStruct.OscillatorType = RCC OSCILLATORTYPE HSE;
 RCC OscInitStruct.HSEState = RCC HSE ON;
 RCC OscInitStruct.PLL.PLLState = RCC PLL ON;
 RCC OscInitStruct.PLL.PLLSource = RCC PLLSOURCE HSE;
 RCC OscInitStruct.PLL.PLLM = 25;
 RCC OscInitStruct.PLL.PLLN = 336;
 RCC OscInitStruct.PLL.PLLP = RCC PLLP DIV2;
 RCC OscInitStruct.PLL.PLLQ = 7;
```





UNIVERSIDAD POLITÉCNICA DE I









```
if (HAL RCC OscConfig(&RCC OscInitStruct) != HAL OK)
    /* Initialization Error */
    Error Handler();
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
 RCC ClkInitStruct.ClockType = (RCC CLOCKTYPE SYSCLK | RCC CLOCKTYPE HCLK |
RCC CLOCKTYPE PCLK1 | RCC CLOCKTYPE PCLK2);
 RCC ClkInitStruct.SYSCLKSource = RCC SYSCLKSOURCE PLLCLK;
 RCC ClkInitStruct.AHBCLKDivider = RCC SYSCLK DIV1;
 RCC ClkInitStruct.APB1CLKDivider = RCC HCLK DIV4;
  RCC ClkInitStruct.APB2CLKDivider = RCC HCLK DIV2;
  if (HAL RCC ClockConfig (&RCC ClkInitStruct, FLASH LATENCY 5) != HAL OK)
    /* Initialization Error */
    Error Handler();
```









Clock distribution for peripherals and other HW elements

32f429 Datasheet



UNIVERSIDAD POLITÉCNICA DE MADRID

ESCUELA TÉCNICA SUPERIOR DE INGENIERÍA










Defining the HSE_VALUE in Microvision




- This is equivalent to:
 - #define HSE_VALUE 8000000





HAL parameters "customization"







UNIVERSIDAD POLITÉCNICA DE MADRID



Keil Microvision First Project from scratch






Steps I

- Project->New Microvision Project
- Device selection (STM32F429ZI)

UNIVERSIDAD POLITÉCNICA DE MADRID











Steps II

Configuration of the Run Time Environment



UNIVERSIDAD POLITÉCNICA DE MADRID

ESCUELA TÉCNICA SUPERIOR DE INGENIERÍA










Step III

Project created










UNIVERSIDAD POLITÉCNICA DE MADRID

ESCUELA TÉCNICA SUPERIOR DE INGENIERÍA

DE SISTEMAS Y TELECOMUNICACIÓN

Step IV

Adding a basic "main.c" file



Help

Step V

- Some details of "main.c"
 - RTE_Components.h added
 - main() calls to
 - HAL_Init()
 - SystemClock_Config();
 - SystemCoreClockUpdate();
 - SystemClock_Config() and Error_Handler functions code
 - Main code is an infinite loop








Step VI

- Add definition of HSE_VALUE to the Keil project
- Compile and debug

UNIVERSIDAD POLITÉCNICA DE MADRID










Activating the debug

Select "Debug Information"

UNIVERSIDAD POLITÉCNICA DE MADRID

For release version unselect it!










(Keil) Debug Connect Options

- Normal: stops CPU at the current executed instructions after connecting
- With Pre-reset: applies a hardware reset before connecting the device
- Under Reset: holds the hardware reset active while connecting to the device
- Without stop: connects and disconnects without explicitly stopping the CPU







(Keil) Debug Reset options

- Reset after connect: enables or disables the operation selected in the Reset drop-down list
- HW Reset: asserts the hardware reset signal
- SYSRESETREQ: performs a software reset (Cortex M and peripherals are reset)
- VECTRESET: Set the VECTRESET bit and only the cortex M is reset








Serial Wire Debug (Speed configuration)

Set to 4MHz maximum

UNIVERSIDAD POLITÉCNICA DE MADRID









Debug capabilities

Table 7. STM32 Series vs. debug capabilties

STM32 Series 😜	Cortex type	SWD	JTAG	ETM	swo	Hardware breakpoints	Core Reset	MCO ⁽¹⁾
L0/F0	M0/0+	Yes	No	No	No	4	No	1
F1/L1/F2	M3	Yes	Yes	Yes ⁽²⁾	Yes	6	Yes	1
F3/F4/L4	M4	Yes	Yes	Yes ⁽²⁾	Yes	6	Yes	2 ⁽²⁾
F7/H7	M7	Yes	Yes	Yes ⁽²⁾	Yes	8	Yes	2 ⁽²⁾

- 1. Microcontroller Clock Output (refer to Section 8.2: Microcontroller clock output (MCO) on page 87)
- 2. Depends on package size. Check availability in the Pin Allocation Table in the related datasheet.

UNIVERSIDAD POLITÉCNICA DE MADRID





