# Sistemas Basados en Microprocesador

## B2 SPI (Serial Peripheral Interface Bus)







#### **SPI Características**

- Bus síncrono, serie, con comunicación bidireccional simultanea (Full Duplex)
- SPI maestro/esclavo
- Se envía un dato en cada pulso de reloj
- De 8 a 16 bits por transferencia









## SPI – Ejemplo Arquitectura

Bus SPI: un maestro y un esclavo.



SPI bus: un maestro y tres esclavos.









## Señales en el interfaz SPI

- MISO: Master In / Slave Out data. This pin can be used to transmit data in slave mode and receive data in master mode.
- MOSI: Master Out / Slave In data. This pin can be used to transmit data in master mode and receive data in slave mode
- SCK: Serial Clock output for SPI masters and input for SPI slaves.
- NSS: Slave select. This is an optional pin to select a slave device. This pin acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave NSS inputs can be driven by standard IO ports on the master device. The NSS pin may also be used as an output if enabled (SSOE bit) and driven low if the SPI is in master configuration. In this manner, all NSS pins from devices connected to the Master NSS pin see a low level and become slaves when they are configured in NSS hardware mode. When configured in master mode with NSS configured as an input (MSTR=1 and SSOE=0) and if NSS is pulled low, the SPI enters the master mode fault state: the MSTR bit is automatically cleared and the device is configured in slave mode (refer to Section 28.3.10).





UNIVERSIDAD POLITÉCN



### Señalización

- La polaridad del reloj (flanco de subida o bajada) es configurable con el bit CPOL en el registro de control.
- Se puede programar cuándo comienza la transmisión del primer bit

Table 360. SPI Data To Clock Phase Relationship

UNIVERSIDAD POLITÉCNICA DE


CPOL and CPHA settings	When the first data bit is driven	When all other data bits are driven	When data is sampled
CPOL = 0, CPHA = 0	Prior to first SCK rising edge	SCK falling edge	SCK rising edge
CPOL = 0, CPHA = 1	First SCK rising edge	SCK rising edge	SCK falling edge
CPOL = 1, CPHA = 0	Prior to first SCK falling edge	SCK rising edge	SCK falling edge
CPOL = 1, CPHA = 1	First SCK falling edge	SCK falling edge	SCK rising edge







## Cronogramas








UNIVERSIDAD POLITÉCNICA DE MADRID

DE SISTEMAS Y TELECOMUNICACIÓN



6

# Cronogramas








UNIVERSIDAD POLITÉCNICA DE MADRID

DE SISTEMAS Y TELECOMUNICACIÓN



## Cronogramas







UNIVERSIDAD POLITÉCNICA DE MADRID

DE SISTEMAS Y TELECOMUNICACIÓN



## Periféricos SPI





GPB0 → □ 1 2 27 □ → GPA7

GPB1 → □ 2 27 □ → GPA6

GPB2 → □ 3 26 □ → GPA5

GPB3 → □ 1 4 25 □ → GPA4

GPB4 → □ 5 24 □ → GPA3

GPB5 → □ 6 23 □ → GPA2

GPB6 → □ 7 8 22 □ → GPA1

GPB7 → □ 8 22 □ → GPA0

VDD → □ 9 20 □ → INTA

VSS → □ 10 19 □ → INTB

CS → □ 11

SCK → □ 12

SI → □ 13

SO → □ 14


SC → □ 14

SC → □ 14

SC → □ 15 □ → A0

**Expansor GPIOs** 

LCD Gráfico



Lector SD



Sensor T<sup>a</sup>/Presión




Emisor RF-433







#### SPI en el F429ZI










Sistemas Basados en Microprocesador

#### SPI en el F429ZI

Hasta 6 interfaces series síncronos (SP1-SPI6) que se pueden utilizar para dispositivos SPI y otros dispositivos serie síncronos.









# Registros

Offset	Register	31	30	29	28	27	26	25	24	23	22	27	20	19	18	17	16	15	14	13	12	11	10	6	80	7	9	2	4	3	2	1	0
0x00	SPI_CR1	BIDIONE BIDIONE CRCEN CR										RXONLY	SSM	SSI	LSBFIRST	SPE	BR [2:0			MSTR	CPOL	CPHA											
	Reset value	0 0 0 0 0										0	0	0	0	0	0	0	0	0	0												
0x04	SPI_CR2		TXEIE RXNEIE ERRIE FRF FRF											Reserved	SSOE	TXDMAEN	RXDMAEN																
	Reset value													0	0	0	0	_	0	0	0												
0x08	SPI_SR		Reserved										FRE	BSY	OVR	MODF	CRCERR	UDR	CHSIDE	TXE	RXNE												
	Reset value																								0	0	0	0	0	0	0	1	0
0x0C	SPI_DR	Reserved								. [	DR[	15:0																					
0,000	Reset value										_							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	SPI_CRCPR	Reserved							_	_		CRCPOLY[15:0]							_														
	Reset value	0 0 0 0 0								0	0	0	0	0	0	0	0	1	1	1													
0x14	SPI_RXCRCR Reset value	Reserved						0	0	0	0				5:0]	0	0	0	0	0													
	SPI_TXCRCR		0 0 0 0 0 0								0	0	O CD	0	0 0 0 0 0 15:0]				0	0	0												
0x18	Reset value		Reserved 0 0 0 0 0 0							0	0	0	0	0	0	0	0	0	0	0													
0x1C	SPI_I2SCFGR		Reserved Reserved								03050		PCMSYNC		ISSTD		CKPOL	NA ITAC		CHLEN													
,	Reset value	0 0									0	0	0	0	œ	0	0	0	0	0	0												
0x20	SPI_I2SPR		Reserved								MCKOE	QQO	I2SDIV					,															
	Reset value																							0	0	0	0	0	0	0	0	1	0







## Registros

Denominación	Función
SPI_CR1/SPI_CR2	SPI Control Registers
SPI_DR	SPI Data Register
SPI_SR	SPI Status Register

Página 916 (STM32F429-REFERENCE-MANUAL.pdf)

DE SISTEMAS Y TELECOMUNICACIÓN

UNIVERSIDAD POLITÉCNICA DE MADRID





