

3. Consider a system using multilevel paging scheme. The page size is 1 MB. The memory is byte addressable and virtual address is 64 bits long. The page table entry size is 4 bytes.

1) How many levels of page table will be required?

2) Please give the structures of physical address and virtual address.

1) 1页有 $\frac{1MB}{4B} = 2^{18}$ 页 PTE

由于 VA = 64 bits, 1页的页偏移有 20 bit, 故页地址有 $64 - 20 = 44$ bits.


虚拟地址中有 2^{44} 页.

故有 $\frac{2^{44}}{2^{18}} = 2^{26}$ 页 inner table.

有 $\frac{2^{26}}{2^{18}} = 2^8$ 页 (outer page)


有 $\lceil \frac{2^8}{2^{18}} \rceil = 1$ 页 2nd outer page

故有 3 个 level.



由于 1个 PTE = 4B = 32 bit, number of frames = 2^{32}

有 frame = page, 故偏移有 20 位, 剩下有 32 bits 的帧号.



① $\text{int Ben} = \text{Jerry} = 0$

② $\text{spoon mutex} = \text{pen mutex} = 1$

$\text{Ben mutex} = \text{Jerry mutex} = 1$

$\text{Speed} = 5$

Ben:

if (Ben < ~)

} wait (Ben mutex)

Ben++

wait (5m)

// taste

signal (5m)

wait (Speed)

wait (PM)

// sign

signal (PM)

signal (Ben mutex)

}

Jerry

—

—

—

—

—

✓

