

处理器设计目标

□能实现几条简单指令的处理器

算术逻辑运算指令: add, sub, ori, (实验要求多三条: and, or, slt)


访问存储器: Iw, sw

控制流指令: beq, j


MIPS指令的子集

- 加法与减法
 - add rd, rs, rt
 - sub rd, rs, rt
- · OR 立即数: Komm って
 - ori rt, rs, imm16
- 读内存和写内存
 - lw rt, rs, imm16
 - sw rt, rs, imm16
- 条件转移:
 - beq rs, rt, imm16
- 无条件转移:
 - j target

R 型:




|型:



〕型:



对比: RV32I 指令格式



分析各条指令的数据通路

指令的执行过程

```
取指令
指令译码
指令执行
```

```
ADD R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4

ORi R[rt] \leftarrow R[rs] \mid zero\_ext(lmm16); PC \leftarrow PC + 4


LOAD R[rt] \leftarrow MEM[R[rs] + sign\_ext(lmm16)]; PC \leftarrow PC + 4

STORE MEM[R[rs] + sign\_ext(lmm16)] \leftarrow R[rt]; PC \leftarrow PC + 4

BEQ if ( R[rs] = R[rt] ) then PC \leftarrow PC + 4 + sign\_ext(lmm16)] \mid\mid 00

else PC \leftarrow PC + 4
```

单周期处理器



控制信号


ALUCtr 运算操作码 **ALUSrc** ALU数据选择 无/带符号扩展 ExtOp

是否为条件转移指令 Branch 是否为无条件转移指令 Jump MemWrite 存储器写

MemtoReg 写数据选择 RegWrite 数据寄存器写 写寄存器选择 RegDst

<u>指令数据通路</u> ADD PC <-- PC + 4 控制信号:


$R[rd] \leftarrow R[rs] + R[rt];$



ADD $PC \leftarrow PC + 4$

控制信号: Branch = 0, Jump=0,

R[rd] <- R[rs] + R[rt]; ALUsrc = BusB, ALUctr = "add", Extop=x, Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1




ADD $PC \leftarrow PC + 4$

控制信号: Branch = 0, Jump=0,

 $R[rd] \leftarrow R[rs] + R[rt];$


ALUsrc = BusB, ALUctr = "add", Extop=x, Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1



Ori PC <- PC + 4

控制信号: PC_source = 0, Jump=0,

R[rt] <- R[rs] or unsign_ext(Imm16)]; ALUsrc = Im, ALUCtr = "or", Extop = "unSn, Memwite=0, MemtoReg=ALU, RegDst = rt, RegWr=1




LOAD $PC \leftarrow PC + 4$,

控制信号: Branch = 0, Jump=0,

R[rt] <- MEM[R[rs] + sign_ext(Imm16)];

ALUsrc = Im, ALUctr= "add", Extop = "Sn",

Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1




STORE $PC \leftarrow PC + 4$,

控制信号: Branch = 0, Jump=0,


 $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs];$

ALUsrc = **Im**, **ALUctr** = "add", **Extop** = "Sn",

Memwrite=1, MemtoReg=x, RegDst = x, RegWr=0




BEQ if (R[rs] == R[rt]) then $PC \leftarrow PC+4 + sign_ext(Imm16)$] || 00 else $PC \leftarrow PC+4$



JUMP PC \leftarrow (PC +4[31-28], I_{25-0}) || 00

控制信号: Branch=0, Jump=1, Memwrite=0, Regwrite=0, 其余=x



控制信号总结


```
数据通路和控制信号:
指令
          R[rd] \leftarrow R[rs] + R[rt];
ADD
                                                         PC \leftarrow PC + 4
           Branch = 0, Jump=0, ALUsrc = BusB, Extop=x, ALUctr = "add",
           Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1
                                                         PC \leftarrow PC + 4
Ori
          R[rd] \leftarrow R[rs] \text{ or } R[rt];
          PC source = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUCtr = "or",
          Memwite=0, MemtoReg=ALU, RegDst = rt, RegWr=1
LOAD
                                                         PC \leftarrow PC + 4
          R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)];
           Branch = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUctr= "add",
          Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1
          MEM[R[rs] + sign ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
STORE
           Branch = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUctr = "add",
          Memwrite=1, MemtoReg=x, RegDst = x, RegWr=0
BEQ
          if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16)] || 00 else PC \leftarrow PC + 4
           ALUsrc = BusB, Extop = "Sn", ALUctr = "sub", Branch = "Br", Jump=0,
           Memwrite=0, Regwrite=0, MemtoReg=x, RegDst = x,
JUMP
          PC \leftarrow (PC + 4[31-28], I_{25-0}) \parallel 00
           Branch=0, Jump=1, Memwrite=0, Regwrite=0, 其余=x
```

控制信号总结

翻入高价与第6位

funq	10 0000	10 0010		无关	项	_	_
_ op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	SW	beq	jump
RegDst	1	1	0	0	Χ	Х	Χ
ALUSrc	0	0	1	1	1	0	Χ
MemtoReg	0	0	0	1	Х	Х	X
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
Branch	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	X	Х	0	1	1	1	X
ALUctr<2:0>	Add	Subtr	Or	Add	Add	Subtr	XXX

集成控制信号



实验指导书对应内容

以主控制模块为例,以下代码为实例化 Ctr (mainCtr 就是模块名),并连接其端口。其中 INST 是定义好的指令存储器输出的连接信号,其它信号线在 3.1.3 中已完成定义。

```
100
          Ctr mainCtr(
101
                   .opcode(INST[31:26]),
102
                   .regDst(REG DST),
103
                   .jump (JUMP),
104
                   .branch (BRANCH) ,
105
                   .memRead (MEM READ) ,
106
                   .memToReg (MEM TO REG) ,
107
                   .aLUOp (ALU OP) ,
                   .memWrite (MEM WRITE),
108
                   .aLUSrc(ALU SRC),
109
110
                   .regWrite(REG WRITE));
                    实例化 Ctr
```


21 module Ctr(opcode, regDst, jump, branch, memRead, memToReg, aLUOp, memWrite, aLUSrc, regWrite);

Ctr模块定义


18

ALU Control的局部译码

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	SW	beg	jump
RegDst	1	0	0	Χ	Χ	Χ
ALUSrc	0	1	1	1	0	Χ
MemtoReg	0	0	1	X	Х	Х
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	X	0	1	1	Х	Х
ALUctr	Add/Subtr	Or	Add	Add	Subtr	XXX



ALUop的编码




对 ALUop 编码(N=3)

	R-type	ori	lw	SW	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtr	XXX
ALUop<2:0>	1 xx	0 10	0 00	0 00	0x1	XXX

ALUop 也可以只用两位(N=2): J-xx, R:11, ori:10, beq:01, lw/sw:00,

ALUctr的编码



ALUctr 的真值表


R型指	令由		非R型	指令由			·			
· ·	EALUctr		ALUop决		ctr		funct<	3:0>	指令的运	5算操作
			1 · ·				, 000	0	add	
ALUop	R-型	ori	lw	SW	be	q	001	0	subtract	
(符号)	"R-typ	o' Or	Add	Add	Subti	ſ	010	0	and	
ALUop<2:0>	/1 00	, 0 10	0 00	0.00	0 2	κ1	010	1	or	
•							101	0	set-on-	less-thar
	/									
ALUc	p /		func				A LU		ALUctr	
bit2 bit/1	bit0	bit<3>	bit<2> b	it<1> bi	t<0>	/运	算操作	bit<2	> bit<1>	bit<0>
0 0	0	X	X	X	Х /	/	Add	0	0	0
0 / x	1	X	X	X	x /	Su	btract	0	0	1
0 / 1	0	X	X	X	x /		Or	1	1	0
1 × x	X	0	0	0	0,	P	Add	0	0	0
1 x	X	0	0	1	0	Su	btract	0	0	1
1 x	X	0	1	0	0	I	And	0	1	0
1 x	X	0	1	0	1		Or	1	1	0
1 x	X	1	0	1	0	Su	btract	0	0	1

ALUctr<0> 的逻辑表达式

ALUctr[0]=1 所在的行


bit<2>bit<1>bit<0> bit<3>bit<2>bit<1>bit<0> ALUctr<0> 0 x 1 x x x 1		ALUop)		fur	าต		
0 x 1 x x x x 1	bit<	:2>bit<1>	>bit<0	bit<3>	>bit<2>	bit<1	>bit<0>	ALUctr<0>
	0	Χ	1	Х	Χ	X	Χ	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	Х	X	0	0	1	0	1
1 x x (1) 0 1 0 1	1	X	X	1	0	1	0	1

ALU Control 控制信号汇总




- ALUctr<0> = !ALUop<2> & ALUop<0> + ALUop<2> & !func<2> & func<1> & !func<0>
- ALUctr<1> = !ALUop<2> & ALUop<1> & !ALUop<0> + ALUop<2> & !func<3> & func<2> & !func<1>

Main Control 的真值表



RegWrite 信号的真值表


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	SW	beq	jump
RegWrite	1	1	1	0	0	0




$$+ !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)$$

$$+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)$$

其他控制信号真值表



小结



思考题

在MIPS 或 RISC-V 指令集中需要增加一条swap指令,可以使用软件方式用若干条已有指令来实现伪指令,也可以通过改动硬件来实现。

- (1) 写出用伪指令方式实现"swap \$rs, \$rt"时的指令序列
- (2)假定用硬件实现时会使一条指令的执行时间增加10%,则swap指令在程序中占多大的比例才值得用硬件方式来实现
- 11) XOY \$75, \$75, \$7t

 XOY \$75, \$75, \$7t

 XOY \$75, \$75, \$7t

 XOY \$75 \$75, \$7t

 XOY \$75 \$75, \$7t

 XOY \$75 \$75, \$7t

 XOY \$75.



设计处理器的五个步骤

- 1. 分析指令系统, 得出对数据通路的需求
- 2. 选择数据通路上合适的组件
- 3. 连接组件构成数据通路
- 4. 分析每一条指令的实现,以确定控制信号
- 5. 集成控制信号, 完成控制逻辑

MIPS处理器设计教材、参考视频

• 教材:

- 计算机组成与设计: 软硬件接口 (第四版 MIPS版) 第四章
- canvas提供电子版

• 视频资料

- Canvas 课程主页:提供资料模块
- 或直接点击:

https://vshare.sjtu.edu.cn/play/df5093cdbb1b889b8ec057354afda117

MIPS指令集参考视频

• Canvas 课程:补充资料模块

- •或直接点击:
- 邓倩妮 4.1 MIPS指令系统简介 (sjtu.edu.cn)
- 邓倩妮 4.2 MIPS 控制流指令 (sjtu.edu.cn)
- 邓倩妮 4.2 MIPS 控制流指令 (sjtu.edu.cn)