- 3. Consider a system using multilevel paging scheme. The page size is 1 MB. The memory is byte addressable and virtual address is 64 bits long. The page table entry size is 4 bytes.
 - 1) How many levels of page table will be required?
 - 2) Please give the structures of physical address and virtual address.
- り 1页有 4卷 = 2^{18} 顶 PTE 同于 VA = 64 bits. 1页的页隔移在20 bit. 放页地 址存 64-20 = .44 bits. 虚拟地址中有 2^{64} 页 . 极有 $\frac{2^{46}}{2^{18}} = 2^{26}$ 页 γ nnev table. 有 $\frac{2^{26}}{2^{18}} = 2^{8}$ 页 (outer page) 有 $\left[\frac{2^{8}}{2^{18}}\right] = 1$ 页 2nd outer page 数有 3 T level:
- 2) VIYTUG | address; | 8 | 18 | 18 | 20 | znd outer page innerpage

曲于1975=46=32bit. number of frams=262 有frame=page. 被編務有20位.东下有32bits 的概念.

7,	2.0	1
56	20.	
frame number	offset.	

1 Int Ben = Jerry = 0 6 spoon mutex = pen mutex = 1 Benimutex = Jerrymutex =1 Speed = 5 Ben: 7.f (Benzw) 3 wait (bon mutex) Bentt waitl sm) n taste signal (sm) wait (Speed) watt (PM) 11 57gn Kignal CPM) signal (Benmuxex)

