

# Advanced SOC Design Lab 1 – FSIC-SIM

(individual work)

Jiin Lai





#### **FSIC-SIM - FSIC Simulation**

A simulation environment dedicated for FSIC design verification




#### Location in Caravel SOC - in User Project Wrapper





◆ Put **FSIC** into Caravel SoC <u>user project area</u>







FSIC

axilite\_axis

fsic\_fpga

firmware

#### in User Subsys:

[4: 0] user prj sel

(defined in config\_ctrl module, 32'h3000\_5000)

#### user subsys

user prj0

user pri0.v concat EdgeDetect Top fsic.v spram.v

user\_prj1

user\_prj2

user\_prj3

#### Mux out the selected user\_proj

axil slav

axis\_mstr

axis slav

irq\_mux

a mux

#### in "filelist":

../../user\_subsys/rtl/user\_subsys.v

../../user subsys/axil slav/rtl/axil slav.v

../../user subsys/axis mstr/rtl/axis mstr.v

../../user subsys/axis slav/rtl/axis slav.v

../../user subsys/irg mux/rtl/irg mux.v

../../user\_subsys/la\_mux/rtl/la\_mux.v

../../user\_subsys/user\_prj/user\_prj0/rtl/user\_prj0.v

../../user\_subsys/user\_prj/user\_prj0/rtl/concat\_EdgeDetect\_Top\_fsic.v


../../user\_subsys/user\_prj/user\_prj0/rtl/spram.v

../../user\_subsys/user\_prj/user\_prj1/rtl/user\_prj1.v

../../user subsys/user prj/user prj2/rtl/user prj2.v

../../user subsys/user prj/user prj3/rtl/user prj3.v


Currently, we only have user\_prj0 ( EdgeDetect IP generated from Catapult HLS)



#### **Testbench**

```
run_xsim :
    xvlog -sv -i ../ ../tb fsic.v -f filelist
    xelab tb_fsic -debug typical --snapshot tb_fsic_xelab --timescale 1ns/1ns
    xsim tb_fsic_xelab --tclbatch log_wave.tcl
```

#### FSIC module testbench in fsic\_tony



in "filelist": ../fpga.v fsic ../fsic clock.v ../../rtl/fsic.v ../../axilite axis/rtl/axi ctrl logic.sv ../../axilite axis/rtl/axil axis.sv ../../axilite axis/rtl/axilite master.sv ../../axilite\_axis/rtl/axilite\_slave.sv ../../axilite\_axis/rtl/axis\_master.sv ../../axilite axis/rtl/axis slave.sv ../../axis switch/rtl/sw caravel.v ../../config\_ctrl/rtl/config\_ctrl.v ../../fsic clkrst/rtl/fsic clkrst.v ../../io serdes/rtl/fsic coreclk phase cnt.v ../../io serdes/rtl/fsic\_io\_serdes\_rx.v ../../io serdes/rtl/io serdes.v ../../logic analyzer/rtl/LogicAnalyzer.v ../../logic analyzer/rtl/Sram.v ../../mprj io/rtl/fsic mprj io.v ../../user subsys/rtl/user subsys.v user subsys ../../user subsys/axil slav/rtl/axil slav.v ../../user subsys/axis mstr/rtl/axis mstr.v ../../user\_subsys/axis\_slav/rtl/axis\_slav.v ../../user subsys/irg mux/rtl/irg mux.v ../../user subsys/la mux/rtl/la mux.v ../../user subsys/user prj/user prj0/rtl/user prj0.v ../../user subsys/user prj/user prj0/rtl/concat EdgeDetect Top fsic.v ../../user\_subsys/user\_prj/user\_prj0/rtl/spram.v ../../user subsys/user prj/user prj1/rtl/user prj1.v ../../user subsys/user prj/user prj2/rtl/user prj2.v

../../user subsys/user prj/user prj3/rtl/user prj3.v

HackMD:

https://hackmd.io/@TonyHo/rk6Siw0k6 https://github.com/TonyHo722/fsic\_tony



#### Test Items in the fsic.v

```
rom aravel/SOC (WB)

CFG_CTRL AXI-L USERPRJ_SUBSYS AXI-S FSIC_MISC

AXI-L AXI-L AXI-L AXI-S AXI-S FSIC_MISC

FSIC_MISC

AXI-S AXI-S FSIC_MISC

FSIC_MISC


AXI-S AXI-S M AXI-S
```

- test001(); //soc cfg write/read test
- test002(); //test002\_fpga\_axis\_req
- test003(); //test003\_fpga\_to\_soc\_cfg\_read
- test004(); //test004\_fpga\_to\_soc\_mail\_box\_write
- test005(); //test005\_aa\_mailbox\_soc\_cfg
- test006(); //test006\_fpga\_to\_soc\_cfg\_write
- test007(); //test007\_mailbox\_interrupt test



#### Testbench — Task Definition

fsic\_system\_initial()



soc\_cfg\_write()
soc\_cfg\_read()

HackMD:

https://hackmd.io/@TonyHo/rk6Siw0k6 https://github.com/TonyHo722/fsic\_tony



## Task Definition: fsic\_system\_initial() — Explained

```
// SOC & FPGA Reset
fork
  soc apply reset(40, 40); //change coreclk phase in soc
  fpga apply reset(40,40);
                                        //fix coreclk phase in fpga
join
#40;
fpga_as_to_is_init();
//soc cc is enable=1;
fpga_cc_is_enable=1;
// Enable RX on SOC and FPGA side
fork
  soc_is_cfg_write(0, 4'b0001, 1);
                                           //ioserdes rxen
  fpga_cfg_write(0,1,1,0);
ioin
// Enable TX on SOC and FPGA side
#400;
fork
  soc_is_cfg_write(0, 4'b0001, 3);
                                           //ioserdes txen
  fpga cfg write(0,3,1,0);
join
```

```
FSIC module testbench in fsic_tony

testbench

fpga fpga_fsic()

waterbeech

Josendes

soc_coreclk

Fsic_clock_div
```

```
task soc is cfg write;
        input [11:0] offset;
                                        //4K range
        input [3:0] sel;
        input [31:0] data;
                                                  localparam IS_BASE=32'h3000_3000;
                @ (posedge_soc_coreclk)
                wbs_adr <= IS_BASE
                wbs adr[11:2] <= offset[11:2]; //only provide DW address
                wbs_wdata <= data;
                wbs sel <= sel;
                wbs cyc <= 1'b1;
                wbs stb <= 1'b1;
                @(posedge soc coreclk);
                while(wbs_ack==0) begin
                        @(posedge soc_coreclk);
                $display($time, "=> soc is cfg write : wbs adr=%x, wbs sel=%b, wbs wdata=%x", wbs adr, wbs sel, wbs wdata);
endtask
```



#### Task Definition – SOC Side Configuration Tasks

You may use or modify these tasks in tb\_fsic.v to achieve your goal in this lab!

```
(including soc_is_cfg_write/soc_aa_cfg_write/soc_up_cfg_write)
```

```
task soc_cfg_write // soc side configuration write - using wb input [3:0] target; // 4 bit for AA, IS, CC, register range input [11:0] offset; //4K range input [3:0] sel; // byte enable input [31:0] data;
```

IS: io-serdes
AA: AXIS-AXIL
UP: User Project

(including soc\_is\_cfg\_read/soc\_aa\_cfg\_read/soc\_up\_cfg\_read)

```
task soc_cfg_read // with auto check value
input [3:0] target; // 4 bit for AA, IS, CC
input [11:0] offset; //4K range
input [31:0] expected; // expected_value
input [31:0] mask; // bit set to 1 for expected value comparison
```



### Task Definition – FPGA Side Configuration Cycle (AxiLite)

You may use or modify these tasks in tb\_fsic.v to achieve your goal in this lab!

```
task fpga_axilite_write_req; // axilite-> axis conversion to io_serdes input [27:0] address; // address input [3:0] BE; // byte-enable input [31:0] data; // data
```

```
task fpga_axilite_read_req; // axilite read -> axis conversion to io_serdes
input [31:0] address;
input [31:0] expect; // expected value
input [31:0] mask; // bit set to 1 for exepected value comparision
```



#### Task Definition – FPGA Side Data Transfer (AXI Stream)

You may use or modify these tasks in tb\_fsic.v to achieve your goal in this lab!


```
task fpga_axis_req; // switch to io_serdes : downstream transfer input [31:0] data; input [1:0] tid; input mode; //0 for noram, 1 for random data reg [31:0] tdata; 'ifdef USER_PROJECT_SIDEBAND_SUPPORT reg [pUSER_PROJECT_SIDEBAND_WIDTH-1:0]tupsb; 'endif reg [3:0] tstrb; reg [3:0] tkeep; reg tlast;
```

```
task fpga_is_as_data_valid; // io serdes to switch: upstream transfer input [31:0] expect; // expected value to check input [31:0] mask; // bit set to 1 for expected value comparison
```




#### FSIC Simulation Environment — Github Folder (1/2)

- Github of this lab (FSIC Design)
  - <a href="https://github.com/bol-edu/caravel-soc">https://github.com/bol-edu/caravel-soc</a> fpga-lab/tree/main/fsic-sim




- <u>run xsim</u> (Script for Running Simulation)
- user prj0 (for your reference)
- user prj1 (where you put your design)
- <u>Testbench</u> (tb\_fsic.v)





FSIC Simulation Environment — Github Folder (2/2)





# Lab work



#### Lab-fsic-sim: Lab Work

- Goal:
- 1. Setup FSIC simulation environment
- 2. Integrate your FIR into FSIC
- 3. Write a testbench to feed FIR input data & take FIR output data

- Detailed implementation will be described in the next page.
- You don't need to do synthesis in this lab, just simulation!



### Lab-fsic-sim: Lab Work (detail) (1/3)

- Implementation:
- → 1. Setup FSIC simulation environment
  - 1. Use the following command:


```
$ git clone https://github.com/bol-edu/caravel-soc_fpga-lab.git
```

- \$ cd caravel-soc\_fpga-lab/fsic-sim
- \$ cd fsic\_fpga/rtl/user/testbench/tc
- \$ ./run\_xsim
- 2. Wait for a few minutes to finish simulation.
- 3. Check whether there exists any simulation error. The information printed on screen should be almost the same as <a href="https://github.com/bol-edu/caravel-soc\_fpga-lab/blob/main/fsic-sim/fsic\_fpga/rtl/user/testbench/tc/log/xsim.log">https://github.com/bol-edu/caravel-soc\_fpga-lab/blob/main/fsic-sim/fsic\_fpga/rtl/user/testbench/tc/log/xsim.log</a>
- 2. Integrate FIR into PRJ1 (axilite, axi-stream in/out)
- TestBench (modify fsic\_tb.v)



### Lab-fsic-sim: Lab Work (detail) (2/3)

- Implementation:
- 1. Setup FSIC simulation environment
- → 2. Integrate FIR into PRJ1 (axilite, axi-stream in/out)
  - Please see the next page for more information.
  - TestBench (modify fsic\_tb.v)



fsic-spec-dev

vivado


header

soc-efabless



#### How to integrate your design in PRJ1

- Use fir.v that you have designed in SoC-design course (last semester); for those who did not take last semester's course, we have a reference fir.v in <a href="https://github.com/bol-edu/caravel-soc">https://github.com/bol-edu/caravel-soc</a> fpga-lab/tree/main/fsic-sim/reference FIR
- user\_prj1 folder
  - <a href="https://github.com/bol-edu/caravel-soc">https://github.com/bol-edu/caravel-soc</a> fpga-lab/tree/main/fsic-sim/fsic fpga/rtl/user/user subsys/user prj/user prj1/rtl
- Use user\_prj1.v as your module top interface
- Define all your submodule in rtl.f & filelist
- Enable PRJ1 in Caravel SOC, in firmware code (Run in Caravel SOC)
  - Program ['h3000\_5000] = **32'h01**;
  - This will direct all





### CC – Configuration Register

Configuration Control Group: 32'h3000\_5000~32'h30000\_5FFF


| RegisterName                     | Offset<br>Address       | Description   |                     |
|----------------------------------|-------------------------|---|---------------------|
| User Project Selction<br>Control | 12′h <u>000</u>         | User Project Selection Control Register De This 5bits register is used for User Project The selection mapping is defined as follow [4:0] 5'h0: User Project 0 enabled (Default) 5'h1: User Project 1 enabled 5'h2: User Project 2 enabled 5'h3: User Project 3 enabled  [31:5] 27'hxxxxxxxx: Reserved | selection.          |
| Reserved                         | 12'h004<br>~<br>12'hFFC | Reserved  | user_prj2 user_prj3 |



### Lab-fsic-sim: Lab Work (detail) (3/3)

- <u>Implementation</u>:
- 1. Setup FSIC simulation environment
- 2. Integrate FIR into PRJ1 (axilite, axi-stream in/out)
- → 3. TestBench (modify tb\_fsic.v)
  - 1. Test#1 FIR initialization (tap parameter, length) from SOC side
    - FIR initialization (tap parameter, length) from SOC side
    - Use Mailbox to notify FPGA side to start X, Y stream transfer
    - FIR data X, Y stream data from FPGA side
    - Check if output data Y are correct
  - 2. Test#2 FIR initialization from FPGA side
    - FIR initialization from FPGA side
    - FIR data X, Y stream data from FPGA side
    - Check if output data Y are correct

Don't forget to call task fsic\_system\_initial() at the beginning of each Test !!!



You can refer to: test001(); //soc cfg write/read test test002(); //test002 fpga axis req test003(); //test003 fpga to soc cfg read test004(); //test004 fpga to soc mail box write test005(); //test005 aa mailbox soc cfg test006(); //test006 fpga to soc cfg write test007(); //test007 mailbox interrupt test task soc {is/aa/up} cfg write; task soc {is/aa/up} cfg read; IS: io-serdes task fpga axilite write req; task fpga axilite read reg; AA: AXIS-AXIL task fpga axis req; **UP: User Project** task fpga is as data valid;

Modify them to finish Test#1 and Test#2!!



#### Submission

- Please submit the following files to {NTHU eeclass / NTU COOL / NYCU E3} before 2024/3/14:
  - 1. report\_StudentID.pdf
  - 2. Github\_link.txt

Please check the next pages for more detailed information.



### What should be included in report\_StudentID.pdf (1/2)

- 1. Show the code that you use to program configuration address ['h3000\_5000].
- 2. Explain **why** "By programming configuration address ['h3000\_5000], signal user\_prj\_sel[4:0] will change accordingly"? (Hint: trace code in config ctrl.v)
- 3. Briefly describe how you do FIR initialization (tap parameter, length) **from SOC side** (Test#1).
- 4. Briefly describe how you do FIR initialization (tap parameter, length) **from FPGA side** (Test#2).
- 5. Briefly describe how you **feed in X data** from FPGA side.
- 6. Briefly describe how you **get output Y data** in testbench, and **how to do comparison** with golden values.



### What should be included in report\_StudentID.pdf (2/2)

- 7. Screenshot simulation results printed on screen, to show that your Test#1& Test#2 complete successfully
- **8. Screenshot** simulation waveform:
  - Configuration cycle (when we program ['h3000\_5000] = 32'h01, signal user\_prj\_sel changes accordingly)
  - AXI-Lite transaction cycles (feed in tap parameters, data\_length)
  - Stream-in, Stream-out
- 9. (optional) Debug experience (bug found, and how to fix it)



### What should be uploaded to Github

- 1. Design\_sources
  - All files in "/fsic\_fpga/rtl/user/user\_subsys/user\_prj/user\_prj1/rtl/"

#### 2. Testbench

- filelist (located at /fsic\_fpga/rtl/user/testbench/tc/filelist)
- tb\_fsic.v (located at /fsic\_fpga/rtl/user/testbench/tb\_fsic.v)
- xsim.log (after integrating your FIR) (located at /fsic\_fpga/rtl/user/testbench/tc/xsim.log)



# Supplement



### How to generate .vcd wave file for debugging?

• If you'd like to use GTKWave to see waveform, you can follow the following steps:

1. Add these codes into tb\_fsic.v: initial begin

\$dumpfile("FSIC\_FIR.vcd");
\$dumpvars(0, tb\_fsic);

end

2. After simulation, it will generate a waveform file named "FSIC\_FIR.vcd", which can be read by GTKWave.



#### Review: tb fsic.v

- Address mapping table: SOC -> FPGA, FPGA -> SOC
- Explain macro definition
  - USE EDGEDETECT IP
  - USER PROJECT\_SIDEBAND\_SUPPORT
  - `USE\_POWER\_PINS
- Clocking scheme:
  - loclk\_source -> soc\_coreclk, fpga\_coreclk
- Interface FSIC + FPGA
- FPGA Internal block Diagram
- Test Items



#### What is this for?

```
task fpga_cfg_write // confguration write from fpga side input [pADDR_WIDTH-1:0] awaddr; input [pDATA_WIDTH-1:0] wdata; input [3:0] wstrb; // input [7:0] valid_delay; - removed
```

