

Lab 3 Report

ECE 124
Group 8
Session 201

DongyueZhou	21073014
YijinMa	21070763

LogicalStep_Lab4_Top:

```
LogicalStep_Lab4_top.vhd* | Compilation Report - LogicalStep_Lab4_top | clock_generator.vhd* | holding_register.vhd* | PB_filters.vhd* | PB_inverters.vhd* | segment7_mux.vhd* |
267
268
1  --Group 8: Dngyue Zhou, Yijin Ma
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.ALL;
4  USE ieee.numeric_std.ALL;
5
6
7  ENTITY LogicalStep_Lab4_top IS
8  PORT
9  --sm_clklen_temp, NS_aa, NS_gg, NS_dd, EW_aa, EW_gg, EW_dd are internal signals used for simulations
10  (
11    clk_in_50      : in std_logic; -- The 50 MHz FPGA Clockinput
12    rst_n          : in std_logic;  -- The RESET input (ACTIVE LOW)
13    pb_n           : in std_logic_vector(3 downto 0); -- The push-button inputs (ACTIVE LOW)
14    sw             : in std_logic_vector(7 downto 0); -- The switch inputs
15    leds           : out std_logic_vector(7 downto 0); -- for displaying the the Lab4 project details
16  );
17  -- you can add temporary output ports here if you need to debug your design
18  -- or to add internal signals for your simulations
19  sm_clklen_temp, blink_sig_temp : out std_logic;
20  NS_aa, NS_gg, NS_dd            : out std_logic;
21  EW_aa, EW_gg, EW_dd           : out std_logic;
22
23  seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
24  seg7_char1 : out std_logic; -- seg7 digi selectors
25  seg7_char2 : out std_logic; -- seg7 digi selectors
26  );
27
28  END LogicalStep_Lab4_top;
29
30  ARCHITECTURE simplecircuit OF LogicalStep_Lab4_top IS
31  component segment7_mux port ( --component for segment7_mux
32    clk      : in std_logic := '0';
33    DIN2     : in std_logic_vector(6 downto 0); --bits 6 to 0 represent segments G,F,E,D,C,B,A
34    DIN1     : in std_logic_vector(6 downto 0); --bits 6 to 0 represent segments G,F,E,D,C,B,A
35    DOUT     : out std_logic_vector(6 downto 0);
36    DIG2     : out std_logic;
37    DIG1     : out std_logic;
38  );
39  end component;
40
41  component clock_generator port ( --component fpr clock_generator
42    sim_mode : in boolean;
43    reset    : in std_logic;
44    clk_in   : in std_logic;
45    sm_clklen : out std_logic;
46    blink    : out std_logic;
47  );
48  end component;
49
50  component pb_filters port ( --component for pb_filters
51    clk_in : in std_logic;
52    rst_n  : in std_logic;
53    rst_n_filtered : out std_logic;
54    pb_n   : in std_logic_vector(3 downto 0);
55    pb_n_filtered : out std_logic_vector(3 downto 0)
56  );
57  end component;
58
59  component pb_inverters port ( --component for pb_inverters
60    rst_n : in std_logic;
61    rst   : out std_logic;
62    pb_n_filtered : in std_logic_vector(3 downto 0);
63    pb     : out std_logic_vector(3 downto 0)
64  );
65  end component;
66
67  component synchronizer port ( --component for synchronizer
68    clk : in std_logic;
69    reset : in std_logic;
70    din  : in std_logic;
71    dout : out std_logic
72  );
73  end component;
74
75  component holding_register port ( --component for holding_register
76    clk : in std_logic;
77    reset : in std_logic;
78    register_clr : in std_logic;
79    din  : in std_logic;
80    dout : out std_logic
81  );
82  end component;
83
84  component State_Machine_Example is port
85  ( --component of State_Machine component
```

```
LogicalStep_Lab4_top.vhd* | Compilation Report - LogicalStep_Lab4_top | clock_generator.vhd* | holding_register.vhd* | PB_filters.vhd* | PB_inverters.vhd* | segment7_mux.vhd* |
267
268
40  component clock_generator port ( --component fpr clock_generator
41    sim_mode : in boolean;
42    reset    : in std_logic;
43    clk_in   : in std_logic;
44    sm_clklen : out std_logic;
45    blink    : out std_logic;
46  );
47  end component;
48
49  component pb_filters port ( --component for pb_filters
50    clk_in : in std_logic;
51    rst_n  : in std_logic;
52    rst_n_filtered : out std_logic;
53    pb_n   : in std_logic_vector(3 downto 0);
54    pb_n_filtered : out std_logic_vector(3 downto 0)
55  );
56  end component;
57
58  component pb_inverters port ( --component for pb_inverters
59    rst_n : in std_logic;
60    rst   : out std_logic;
61    pb_n_filtered : in std_logic_vector(3 downto 0);
62    pb     : out std_logic_vector(3 downto 0)
63  );
64  end component;
65
66  component synchronizer port ( --component for synchronizer
67    clk : in std_logic;
68    reset : in std_logic;
69    din  : in std_logic;
70    dout : out std_logic
71  );
72  end component;
73
74  component holding_register port ( --component for holding_register
75    clk : in std_logic;
76    reset : in std_logic;
77    register_clr : in std_logic;
78    din  : in std_logic;
79    dout : out std_logic
80  );
81  end component;
82
83  component State_Machine_Example is port
84  ( --component of State_Machine component
```

```

LogicalStep_Lab4_top.vhd*  Compilation Report - LogicalStep_Lab4_top  clock_generator.vhd*  holding_register.vhd*  PB_filters.vhd*  PB_inverters.vhd*  segment7_mux.vhd
267
268
79      dout      : out std_logic
80  );
81  end component;
82
83  component State_Machine_Example is port
84  ( --component of State_Machine component
85    clk_input, enable, reset, blink_sig, NS_Req, EW_Req: in std_logic;
86    NS_A, NS_D, NS_G, EW_A, EW_D, EW_G      : out std_logic;
87    clear1, clear                             : out std_logic;
88    NS_crossing_signal, EW_crossing_signal    : out std_logic;
89    State_Number                             : out std_logic_vector(3 downto 0)
90  );
91  end component;
92
93  CONSTANT sim_mode      : boolean := True; -- set to FALSE for LogicalStep board downloads -- set to TRUE for SIMULATIONS
94  SIGNAL rst, rst_n_filtered, synch_rst      : std_logic;
95  SIGNAL sm_clken, blink_sig                  : std_logic;
96  --blink sig on: blink at a specific segment. sm_clken: a clock
97  SIGNAL pb_n_filtered, pb                   : std_logic_vector(3 downto 0);
98  signal NS_sync, EW_sync                    : std_logic; --synchronizer for NS and EW respectively
99  signal NS_crossing                          : std_logic; --NS crossing is on: leds(2) is on when NS_D is activated
100 signal EW_crossing                          : std_logic; --EW crossing is on: leds(0) is on when EW_D is activated
101 signal hex_NS, hex_EW                       : std_logic_vector(6 downto 0); --right digit(digit2) and left digit(digit1) on logical step board
102 signal NS_G, NS_D, NS_A                     : std_logic; --segment A, D, G of digit 2
103 signal EW_G, EW_D, EW_A                     : std_logic; --segment A, D, G of digit 1
104 signal EW_Req                               : std_logic; --whether pedestrians from EW requests to cross the street
105 signal NS_Req                               : std_logic; --whether pedestrians from NS requests to cross the street
106 signal State_Number                         : std_logic_vector(3 downto 0); -- number for each state in binary form
107 signal clear, clear1                       : std_logic; --conditional jump happens only when either one of the crossing request is on and the other is off
108
109 BEGIN
110
111
112 leds(2) <= EW_crossing;--connects leds(0) to the value of EW_crossing
113 leds(0) <= NS_crossing;--connects leds(0) to the value of NS_crossing
114 leds(1) <= NS_Req; --connects leds(1) to the value of NS_Req
115 leds(3) <= EW_Req; --connects leds(3) to the value of EW_Req
116 leds(7 downto 4) <= State_Number; --assigns the value of the state number into leds(7 downto 4)
117
118 INST0: pb_filters port map (clk_in_50, rst_n, rst_n_filtered, pb_n, pb_n_filtered);
119 INST1: pb_inverters port map (rst_n_filtered, rst, pb_n_filtered, pb); --invert th pb(push buttons)
120
121 INST2: clock_generator port map (sim_mode, synch_rst, clk_in_50, sm_clken, blink_sig); --generates the clock sm_clken and blink_sig
122 INST3: synchronizer port map (clk_in_50, '0', rst, synch_rst); --the synchronizer is reset by synch_rst
123

```

```

LogicalStep_Lab4_top.vhd*  Compilation Report - LogicalStep_Lab4_top  clock_generator.vhd*  holding_register.vhd*  PB_filters.vhd*  PB_inverters.vhd*  segment7_mux.vhd
267
268
105 signal NS_Req                                : std_logic; --whether pedestrians from NS requests to cross the street
106 signal State_Number                          : std_logic_vector(3 downto 0); -- number for each state in binary form
107 signal clear, clear1                        : std_logic; --conditional jump happens only when either one of the crossing request is on and the other is off
108
109 BEGIN
110
111
112 leds(2) <= EW_crossing;--connects leds(0) to the value of EW_crossing
113 leds(0) <= NS_crossing;--connects leds(0) to the value of NS_crossing
114 leds(1) <= NS_Req; --connects leds(1) to the value of NS_Req
115 leds(3) <= EW_Req; --connects leds(3) to the value of EW_Req
116 leds(7 downto 4) <= State_Number; --assigns the value of the state number into leds(7 downto 4)
117
118 INST0: pb_filters port map (clk_in_50, rst_n, rst_n_filtered, pb_n, pb_n_filtered);
119 INST1: pb_inverters port map (rst_n_filtered, rst, pb_n_filtered, pb); --invert th pb(push buttons)
120
121 INST2: clock_generator port map (sim_mode, synch_rst, clk_in_50, sm_clken, blink_sig); --generates the clock sm_clken and blink_sig
122 INST3: synchronizer port map (clk_in_50, '0', rst, synch_rst); --the synchronizer is reset by synch_rst
123
124 INST4: synchronizer port map (clk_in_50, synch_rst, pb(0), NS_sync); -- the synchronizer is also reset by synch_rst.
125 INST5: holding_register port map (clk_in_50, synch_rst, clear, NS_sync, NS_Req); --when leds(1) is on, it will remain on unless NS_G is on
126
127 INST6: synchronizer port map (clk_in_50, synch_rst, pb(1), EW_sync); -- the synchronizer is also reset by synch_rst.
128 --with INST4 and INST 6, when pb[0] is pushed, leds(1) is on. when pb[2] is clicked, leds(3) is on
129 INST7: holding_register port map (clk_in_50, synch_rst, clear1, EW_sync, EW_Req); --when leds(3) is on, it will remain on unless EW_G is on
130
131 INST8: State_Machine_Example port map (clk_in_50, sm_clken, synch_rst, blink_sig, NS_Req, EW_Req, NS_A, NS_D, NS_G, EW_A, EW_D, EW_G, clear1, clear, NS_crossing);
132 --Implement the state machine code in State_Machine_Example VHDL based on the above inputs and outputs value
133
134 hex_NS <= NS_G & "00" & NS_D & "00" & NS_A; --concatenation for digit 2. The first '00' are value of F and E segment, the second '00' are value of C and B segment
135 hex_EW <= EW_G & "00" & EW_D & "00" & EW_A; --concatenation for digit 1
136
137 INST9: segment7_mux port map(clk_in_50, hex_NS, hex_EW, seg7_data(6 downto 0), seg7_char2, seg7_char1); --display digit 1 and digit 2 on the digital logical step board
138
139 --For Simulation Purposes Only
140 NS_aa<=NS_A;
141 NS_gg<=NS_G;
142 EW_aa<=EW_A;
143 EW_gg<=EW_G;
144 EW_dd<=EW_D;
145 blink_sig_temp<=blink_sig;
146 sm_clken_temp<=sm_clken;
147
148
149 END SimpleCircuit;

```

PB_Inverters

```
1  --Group 8: Dngyue Zhou, Yijin Ma
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5
6  entity PB_inverters is port ( --lists of inputs and outputs signals in the PB_inverters VHDL
7      rst_n      : in std_logic;
8      rst        : out std_logic;
9      pb_n_filtered : in std_logic_vector(3 downto 0);
10     pb          : out std_logic_vector(3 downto 0)
11 );
12 end PB_inverters;
13
14 architecture ckt of PB_inverters is
15
16 begin
17     rst <= NOT(rst_n); --inverts the value of rst_n and transmit it into rst
18     pb <= NOT(pb_n_filtered); --inverts the value of pb_n_filtered and transmit it into pb
19
20 end ckt;
```

Synchronizer

```
1  --Group 8: Dngyue Zhou, Yijin Ma
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5
6  entity synchronizer is port (
7      clk      : in std_logic; --clock
8      reset    : in std_logic; --reset button
9      din      : in std_logic; --input value
10     dout     : out std_logic --output value
11 );
12 end synchronizer;
13
14 architecture circuit of synchronizer is
15
16     signal sreg : std_logic_vector(1 downto 0);
17
18 BEGIN
19 process(clk, reset) is
20
21     begin
22
23         if(rising_edge(clk)) then --if the clock is at rising edge
24
25             if(reset='1') then --if reset button is pressed
26                 sreg(0)<='0'; --the value calibrates to 0 when reset button is pressed
27                 sreg(1)<='0';
28             else
29                 --if reset button is not pressed
30                 sreg(0) <= din; --assign the value of din to both sreg(0) and sreg(1)
31                 sreg(1) <= sreg(0);
32             end if;
33         end if;
34
35         dout <= sreg(1); -- the value dout is equivalent to first digit of sreg
36
37     end process;
38
39 end;
```

Holding_register:

```
--Group 8: Dngyue Zhou, Yijin Ma
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4
5
6  entity holding_register is port (
7      --define variables in th holding register VHDL file
8
9      clk          : in std_logic; -- clock
10     reset         : in std_logic; -- reset button
11     register_clr  : in std_logic;
12     din           : in std_logic;
13     dout          : out std_logic --please refer to the page 17 of the lab manual for the definition of those variables
14 );
15 end holding_register;
16
17 architecture circuit of holding_register is
18     signal sreg      : std_logic;
19     signal temp       : std_logic;
20
21
22 BEGIN
23     process(clk, reset) is
24     begin
25         if (rising_edge(clk)) then -- If the clock is in the rising edge
26             sreg <= (din OR sreg) AND (NOT (register_clr or reset)); --Code fot the D-latch graph on page 17 of lab manual
27         end if;
28
29         dout <= sreg; --transmit output for the D-latch to Dout signal
30     end process;
31
32
33 end circuit;
```

State_Machine_Example

```
--Group 8: Dngyue Zhou, Yijin Ma
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5
6  Entity state_machine_example IS Port --list of variables included in the State_Machine_Example
7  (
8      clk_input, enable, reset, blink_sig, NS_Req, EW_Req      : IN std_logic;
9      NS_A, NS_D, NS_G, EW_A, EW_D, EW_G                      : OUT std_logic;
10     clear1, clear                                             : OUT std_logic;
11     NS_crossing_signal, EW_crossing_signal                    : OUT std_logic;
12     state_number                                              : OUT std_logic_vector(3 downto 0)
13 );
14 END ENTITY;
15
16
17 Architecture SM of state_machine_example is
18
19
20
21     TYPE STATE_NAMES IS (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15); -- list all the STATE_NAMES values
22
23     SIGNAL current_state, next_state : STATE_NAMES; -- signals of type STATE_NAMES
24
25
26 BEGIN
27
28     -----
29     --State Machine:
30     -----
31
32     -- REGISTER LOGIC PROCESS EXAMPLE
33
34     Register_Section: PROCESS (clk_input) -- this process updates with a clock
35     BEGIN
36         IF (rising_edge(clk_input)) THEN --this process updates with a clock
37             IF (reset = '1') THEN --If the reset of clock input is one
38                 current_state <= S0; --assign the value of S0 to current_state
39             ELSIF (reset = '0' and enable = '1') THEN
40                 current_state <= next_state;
41             END IF;
42         END IF;
43     END IF;
44
45
```

```

tp_Lab4_top | clock_generator.vhd | holding_register.vhd | PB_filters.vhd | PB_inverters.vhd | segment7_mux.vhd | State_Machine_Example.vhd | synchronizer.vhd
46 END PROCESS;
47
48
49
50 -- TRANSITION LOGIC PROCESS EXAMPLE
51 -- The transition section determines the next state of the current state from S0 to S15
52 Transition_Section: PROCESS (NS_req, EW_req, current_state)
53
54 BEGIN
55     current_state IS --set different next state depends on what the current state is
56     WHEN S0 => --if EW Req is active and NS is not active, next state is S6. In other cases, next state is S1
57         IF(EW_req = '1' and NS_req = '0') THEN
58             next_state <= S6;
59         ELSE
60             next_state <= S1;
61         END IF;
62
63     WHEN S1 => --If EW Req is active and NS is not active, next state is S6, otherwise, next state is S2
64         IF(EW_req = '1' and NS_req = '0') THEN
65             next_state <= S6;
66         ELSE
67             next_state <= S2;
68         END IF;
69
70     WHEN S2 => --set next state to S3 if the current state is S2
71         next_state <= S3;
72
73     WHEN S3 => --set next state to S4 if the current state is S3
74         next_state <= S4;
75
76     WHEN S4 =>
77         next_state <= S5;
78
79     WHEN S5 =>
80         next_state <= S6;
81
82     WHEN S6 =>
83         next_state <= S7;
84     WHEN S7 =>
85         next_state <= S8;
86     WHEN S8 => --If EW Req is not active and NS is active, then the next state will be S14. In other cases, next state is S9
87         IF(EW_req = '0' and NS_req = '1') THEN
88             next_state <= S14;
89         ELSE
90             next_state <= S9;

```

```

tp_Lab4_top | clock_generator.vhd | holding_register.vhd | PB_filters.vhd | PB_inverters.vhd | segment7_mux.vhd | State_Machine_Example.vhd | synchronizer.vhd
88         next_state <= S14;
89     ELSE
90         next_state <= S9;
91     END IF;
92
93     WHEN S9 => --If EW Req is not active and NS is active, next state is S14, or in other cases, next state is S10
94         IF(EW_req = '0' and NS_req = '1') THEN
95             next_state <= S14;
96         ELSE
97             next_state <= S10;
98         END IF;
99
100     WHEN S10 =>
101         next_state <= S11;
102     WHEN S11 =>
103         next_state <= S12;
104     WHEN S12 =>
105         next_state <= S13;
106     WHEN S13 =>
107         next_state <= S14;
108     WHEN S14 =>
109         next_state <= S15;
110     WHEN S15 => --If the current state is S15 the next state will go back to the beginning
111         next_state <= S0;
112
113     WHEN OTHERS => --cases where neither S0 to S15 is the state.
114         next_state <= S0;
115 END CASE;
116 END PROCESS;
117
118 -- DECODER SECTION PROCESS EXAMPLE (MOORE FORM SHOWN)
119 -- The Decoder section decides whether digit1, digit2, leds(2), leds(0), leds(7) down to 4) will be lighted at different current states.
120 -- State Number refers to the number of the current state, for examples, when it is S0, then the number would be 0 and thus is 0000 in binary
121 -- NS_A, NS_D, NS_G refers to the segment of A, D, G of digit 2, while EW_A, EW_D, EW_G refers to the A, D, G segments of digit1. In our case, G=orange, A=red
122 -- blink_sig represents the blinking of the segments at a specific state
123 -- NS_crossing is activated only when NS is solid green. (eg. NS_D=1). Here, leds(2) is on, else leds(2) is off.
124 -- EW_crossing is activated only when EW is solid green. (eg. EW_D=1). Here, leds(0) is on.
125
126 Decoder_Section: PROCESS (current_state)
127
128 BEGIN
129     CASE current_state IS
130     WHEN S0 => -- state 0 (0000)

```

```

tp_Lab4_top | clock_generator.vhd | holding_register.vhd | PB_filters.vhd | PB_inverters.vhd | segment7_mux.vhd | State_Machine_Example.vhd | synchronizer.vhd
127 Decoder_Section: PROCESS (current_state)
128
129 BEGIN
130     CASE current_state IS
131
132     WHEN S0 => -- state 0 (0000)
133         State_Number <= "0000"; -- leds(7) = 0, leds(6) = 0, leds(5) = 0, leds(4) = 0
134         NS_A <= '0'; -- segment A of digit 2 is 0
135         NS_D <= blink_sig; --segment D of digit 2 is 0 and is flashing when at state 0
136         NS_G <= '0'; --segment G of digit 2 is 0
137         EW_A <= '1'; --segment A of digit 1 is 1
138         EW_D <= '0'; --segment D of digit 1 is 0
139         EW_G <= '0'; --segment G of digit 1 is 0
140         clear <= '0'; --conditional jump request off at 0
141         clear1 <= '0'; --conditional jump request off at 0
142         NS_crossing_signal <= '0'; -- leds (2) is off
143         EW_crossing_signal <= '0'; -- leds (2) is off
144
145
146     WHEN S1 => --state 1 (0001)
147         State_Number <= "0001"; -- leds(7) = 0, leds(6) = 0, leds(5) = 0, leds(4) = 1
148         NS_A <= '0'; -- segment A of digit 2 is 0
149         NS_D <= blink_sig; --segment D of digit 2 is 0 and is flashing when at state 1
150         NS_G <= '0'; --segment G of digit 2 is 0
151         EW_A <= '1'; --segment A of digit 1 is 1
152         EW_D <= '0'; --segment D of digit 1 is 0
153         EW_G <= '0'; --segment G of digit 1 is 0
154         clear <= '0'; --conditional jump request off at 0
155         clear1 <= '0'; --conditional jump request off at 0
156         NS_crossing_signal <= '0'; -- leds (2) is off
157         EW_crossing_signal <= '0'; -- leds (0) is off
158
159     --similar logic as above S1
160
161     WHEN S2 =>
162         State_Number <= "0010";
163         NS_A <= '0';
164         NS_D <= '1';
165         NS_G <= '0';
166         EW_A <= '1';
167         EW_D <= '0';
168         EW_G <= '0';
169         clear <= '0';
170         clear1 <= '0';
171         NS_crossing_signal <= '1';
172         EW_crossing_signal <= '0';

```

```
sp_Lab4_top | clock_generator.vhd | holding_register.vhd | PB_filters.vhd | PB_inverters.vhd | segment7_mux.vhd | State_Machine_Example.vhd | synchronizer.vhd |
169      clear1 <= '0';
170      NS_crossing_signal <= '1';
171      EW_crossing_signal <= '0';
172
173      --similar logic as above S1
174      WHEN S3 =>
175        State_Number <= "0011";
176        NS_A <= '0';
177        NS_D <= '1';
178        NS_G <= '0';
179        EW_A <= '1';
180        EW_D <= '0';
181        EW_G <= '0';
182        clear <= '0';
183        clear1 <= '0';
184        NS_crossing_signal <= '1';
185        EW_crossing_signal <= '0';
186
187      --similar logic as above S1
188      WHEN S4 =>
189        State_Number <= "0100";
190        NS_A <= '0';
191        NS_D <= '1';
192        NS_G <= '0';
193        EW_A <= '1';
194        EW_D <= '0';
195        EW_G <= '0';
196        clear <= '0';
197        clear1 <= '0';
198        NS_crossing_signal <= '1';
199        EW_crossing_signal <= '0';
200
201      --similar logic as above S1
202      WHEN S5 =>
203        State_Number <= "0101";
204        NS_A <= '0';
205        NS_D <= '1';
206        NS_G <= '0';
207        EW_A <= '1';
208        EW_D <= '0';
209        EW_G <= '0';
210        clear <= '0';
211        clear1 <= '0';
212        NS_crossing_signal <= '1';
213        EW_crossing_signal <= '0';
```

```
sp_Lab4_top | clock_generator.vhd | holding_register.vhd | PB_filters.vhd | PB_inverters.vhd | segment7_mux.vhd | State_Machine_Example.vhd | synchronizer.vhd |
214
215      --similar logic as above S1
216      WHEN S6 =>
217        State_Number <= "0110";
218        NS_A <= '0';
219        NS_D <= '0';
220        NS_G <= '1';
221        EW_A <= '1';
222        EW_D <= '0';
223        EW_G <= '0';
224        clear1 <= '0';
225        clear <= '1';
226        NS_crossing_signal <= '0';
227        EW_crossing_signal <= '0';
228
229      --similar logic as above S1
230      WHEN S7 =>
231        State_Number <= "0111";
232        NS_A <= '0';
233        NS_D <= '0';
234        NS_G <= '1';
235        EW_A <= '1';
236        EW_D <= '0';
237        EW_G <= '0';
238        clear <= '0';
239        clear1 <= '0';
240        NS_crossing_signal <= '0';
241        EW_crossing_signal <= '0';
242
243      --similar logic as above S1
244      WHEN S8 =>
245        State_Number <= "1000";
246        NS_A <= '1';
247        NS_D <= '0';
248        NS_G <= '0';
249        EW_A <= '0';
250        EW_D <= blink_sig;
251        EW_G <= '0';
252        clear <= '0';
253        clear1 <= '0';
254        NS_crossing_signal <= '0';
255        EW_crossing_signal <= '0';
256
257      --similar logic as above S1
258      WHEN S9 =>
```

```
sp_Lab4_top | clock_generator.vhd | holding_register.vhd | PB_filters.vhd | PB_inverters.vhd | segment7_mux.vhd | State_Machine_Example.vhd | synchronizer.vhd |
259
260      --similar logic as above S1
261      WHEN S9 =>
262        State_Number <= "1001";
263        NS_A <= '1';
264        NS_D <= '0';
265        NS_G <= '0';
266        EW_A <= '0';
267        EW_D <= blink_sig;
268        EW_G <= '0';
269        clear <= '0';
270        clear1 <= '0';
271        NS_crossing_signal <= '0';
272        EW_crossing_signal <= '1';
273
274      --similar logic as above S1
275      WHEN S10 =>
276        State_Number <= "1010";
277        NS_A <= '1';
278        NS_D <= '0';
279        NS_G <= '0';
280        EW_A <= '0';
281        EW_D <= '1';
282        EW_G <= '0';
283        clear <= '0';
284        clear1 <= '0';
285        NS_crossing_signal <= '0';
286        EW_crossing_signal <= '1';
287
288      --similar logic as above S1
289      WHEN S11 =>
290        State_Number <= "1011";
291        NS_A <= '1';
292        NS_D <= '0';
293        NS_G <= '0';
294        EW_A <= '0';
295        EW_D <= '1';
296        EW_G <= '0';
297        clear <= '0';
298        clear1 <= '0';
299        NS_crossing_signal <= '0';
300        EW_crossing_signal <= '1';
301
302      --similar logic as above S1
303      WHEN S12 =>
```

```

sp_Lab4_top | clock_generator.vhd | holding_register.vhd | PB_filters.vhd | PB_inverters.vhd | segment7_mux.vhd | State_Machine_Example.vhd | synchronizer.vhd
298
299
300 --similar logic as above S1
301 WHEN S12=>
302   State_Number <= "1100";
303   NS_A <= '1';
304   NS_D <= '0';
305   NS_G <= '0';
306   EW_A <= '0';
307   EW_D <= '1';
308   EW_G <= '0';
309   clear <= '0';
310   clear1 <= '0';
311   NS_crossing_signal <= '0';
312   EW_crossing_signal <= '1';
313
314 --similar logic as above S1
315 WHEN S13=>
316   State_Number <= "1101";
317   NS_A <= '1';
318   NS_D <= '0';
319   NS_G <= '0';
320   EW_A <= '0';
321   EW_D <= '1';
322   EW_G <= '0';
323   clear <= '0';
324   clear1 <= '0';
325   NS_crossing_signal <= '0';
326   EW_crossing_signal <= '1';
327
328 --similar logic as above S1
329 WHEN S14=>
330   State_Number <= "1110";
331   NS_A <= '1';
332   NS_D <= '0';
333   NS_G <= '0';
334   EW_A <= '0';
335   EW_D <= '1';
336   EW_G <= '0';
337   clear <= '0';
338   clear1 <= '1';
339   NS_crossing_signal <= '0';
340   EW_crossing_signal <= '0';
341
342 --similar logic as above S1
343 WHEN S15=>


```

```


sp_Lab4_top | clock_generator.vhd | holding_register.vhd | PB_filters.vhd | PB_inverters.vhd | segment7_mux.vhd | State_Machine_Example.vhd | synchronizer.vhd
330
331   NS_A <= '1';
332   NS_D <= '0';
333   NS_G <= '0';
334   EW_A <= '0';
335   EW_D <= '0';
336   EW_G <= '1';
337   clear <= '0';
338   clear1 <= '1';
339   NS_crossing_signal <= '0';
340   EW_crossing_signal <= '0';
341
342 --similar logic as above S1
343 WHEN S15=>
344   State_Number <= "1111";
345   NS_A <= '1';
346   NS_D <= '0';
347   NS_G <= '0';
348   EW_A <= '0';
349   EW_D <= '0';
350   EW_G <= '1';
351   clear <= '0';
352   clear1 <= '0';
353   NS_crossing_signal <= '0';
354   EW_crossing_signal <= '0';
355
356
357   WHEN others => --situations where the current state is neither s0 and s15, which is unlikely to happen, but the other cases should still be included
358     NS_A <= '0';
359     NS_D <= '0';
360     NS_G <= '0';
361     EW_A <= '0';
362     EW_D <= '0';
363     EW_G <= '0';
364     clear <= '0';
365     clear1 <= '0';
366     NS_crossing_signal <= '0';
367     EW_crossing_signal <= '0';
368
369
370   END CASE;
371   END PROCESS;
372
373   END ARCHITECTURE SM;
374

```


PartB Waveform



PartE Waveform



State_Chart

	Source State	Destination State	Condition
1	S0	S1	(!NS_Req).(!EW_Req).(Register_Section).(!reset) + (NS_Req).(Register_Section).(!reset)
2	S0	S0	(!Register_Section) + (Register_Section).(reset)
3	S0	S6	(!NS_Req).(EW_Req).(Register_Section).(!reset)
4	S1	S1	(!Register_Section).(!reset)
5	S1	S0	(reset)
6	S1	S6	(!NS_Req).(EW_Req).(Register_Section).(!reset)
7	S1	S2	(!NS_Req).(!EW_Req).(Register_Section).(!reset) + (NS_Req).(Register_Section).(!reset)
8	S2	S3	(Register_Section).(!reset)
9	S2	S0	(reset)
10	S2	S2	(!Register_Section).(!reset)
11	S3	S3	(!Register_Section).(!reset)
12	S3	S4	(Register_Section).(!reset)
13	S3	S0	(reset)
14	S4	S4	(!Register_Section).(!reset)
15	S4	S0	(reset)
16	S4	S5	(Register_Section).(!reset)
17	S5	S0	(reset)
18	S5	S6	(Register_Section).(!reset)
19	S5	S5	(!Register_Section).(!reset)
20	S6	S7	(Register_Section).(!reset)
21	S6	S0	(reset)
22	S6	S6	(!Register_Section).(!reset)
23	S7	S7	(!Register_Section).(!reset)
24	S7	S8	(Register_Section).(!reset)
25	S7	S0	(reset)
26	S8	S8	(!Register_Section).(!reset)
27	S8	S14	(NS_Req).(!EW_Req).(Register_Section).(!reset)
28	S8	S0	(reset)
29	S8	S9	(!NS_Req).(Register_Section).(!reset) + (NS_Req).(EW_Req).(Register_Section).(!reset)

29	S8	S9	(!NS_Req).(Register_Section).(!reset) + (NS_Req).(EW_Req).(Register_Section).(!reset)
30	S9	S14	(NS_Req).(!EW_Req).(Register_Section).(!reset)
31	S9	S0	(reset)
32	S9	S9	(!Register_Section).(!reset)
33	S9	S10	(!NS_Req).(Register_Section).(!reset) + (NS_Req).(EW_Req).(Register_Section).(!reset)
34	S10	S11	(Register_Section).(!reset)
35	S10	S0	(reset)
36	S10	S10	(!Register_Section).(!reset)
37	S11	S11	(!Register_Section).(!reset)
38	S11	S0	(reset)
39	S11	S12	(Register_Section).(!reset)
40	S12	S13	(Register_Section).(!reset)
41	S12	S0	(reset)
42	S12	S12	(!Register_Section).(!reset)
43	S13	S13	(!Register_Section).(!reset)
44	S13	S14	(Register_Section).(!reset)
45	S13	S0	(reset)
46	S14	S15	(Register_Section).(!reset)
47	S14	S14	(!Register_Section).(!reset)
48	S14	S0	(reset)
49	S15	S15	(!Register_Section).(!reset)
50	S15	S0	(!Register_Section).(reset) + (Register_Section)

Transitions
Encoding

State Diagram

