Lab 3 Report


ECE 124 Group 8 Session 201

DongyueZhou 21073014 YijinMa 21070763

LogicalStep_Lab4_Top:

```
component clock_generator port (--component for pb_filters clin in std_logic; in std_l
```

```
togicalStep_Lab4_top.vndr  to complation Report-LogicalStep_Lab4_top  todok_generator.vndr  todok_generator.v
```



PB_Inverters

Synchronizer

Holding_register:

State Machine Example

```
pp_Lab4_top 🖫 💠 clock_generator.vhd* 🔝 💠 holding_register.vhd* 🔝 🔷 PB_filters.vhd* 🔝 💠 PB_inverters.vhd* 🔝 💠 segment7_mux.vhd 🖫 💠 State_Machine_Example.vhd* 🔝 🔷 synchronizer.vhd* 🔝 🜗
   E — TRANSITION LOGIC PROCESS EXAMPLE 
F--The transition section determines the next stae of the current state from SO to SIS 
GTransition_Section: PROCESS (Ns_req, EW_req, current_state)
                 BEGIN

CASE current_state IS --set different next state depends on what the current state is

WHEN 50 => --if EW Req is active and MS is not active, next state is S6. In other cases, next state is S1

IF(EW_Req = '1' and NS_Req = '0') THEN

next_state <= 56;
                                                     next_state <= S6;
ELSE
  next_state <= S1;
END IF;
                                           next_state <= S2;
END IF;
                                            WHEN S2 => --set next state to S3 if the current state is S2 next_state <= S3:
                                            WHEN S3 ⇒> --set next state to S4 if the current state is S3
    next_state ← S4;
                                            WHEN S4 =>
next_state <= S5;
                                            WHEN S5 => next_state <= S6;
                                           WHEN S6 =>
next_state <= S7;
when S7 =>
west_state <= S8;
west_state <= S8;
when S8 =>
west_state <= S8;
when S8 => --If EW Req is not active and NS is active, then the next state will be S14. In other cases, next state is S9
If(EW_Req = '0' and NS_Req = '1') THEN
next_state <= S14;
ELSE
np_Lab4_top 🔝 💠 clock_generator.vhdt 🔝 💠 holding_register.vhdt 🔝 💠 PB_ filters.vhdt 🔝 💠 PB_ inverters.vhdt 🖫 💠 segment7_mux.vhd 🔄 💠 State_Machine_Example.vhdt 🔃 💠 synchronizer.vhdt 🔝 🜓
  next_state <= S14
ELSE
  next_state <=S9;
END IF;</pre>
                                              WHEN S9 => --If EW Req is not active and NS is active, next state is S14, or in other cases, next state is S10 IF(EW.Req = '0' and NS_Req = '1') THEN next_state <= S14;
                                        WHEN S13 => next_state <= S14;
WHEN S14 =>
                                            WHEN S14 =>
next_state <= $15;
WHEN $15 => --If the current state is $15 the next state will go back to the beginning next_state <= $0;
                                            WHEN OTHERS => --cases where neithr S0 to S15 is the state.
    next_state <= S0;</pre>
                        END CASE;
END PROCESS;
                ED- DECODER SECTION PROCESS EXAMPLE (MOORE FORM SHOWN)

-- The Decoder section decides whether digit1, digit2, leds(2), leds(0), leds(7 downto 4) will be lighted at different current states.

-- State Number refers to the number of the current state. For examples, when it is s0, then the number would be 0 and thus is 0000 in binary

-- NS_A, NS_D, NS_C refers to the segment of A, D, G of digit 2, while EW_A, EW_D, EW_G refers to the A, D, G segments of digit1. In our case, G=orange, A=rec

-- blink_sig represents the blinking of the segments at a specific state

-- NS_Crossing is activated only when NS is solid green. (eg. NS_D=1). Here, leds(0) is on, else leds(2) is off.

-- EW_Crossing is activated only when EW is solid green. (eg. EW_D=1). Here, leds(0) is on.
                  Decoder_Section: PROCESS (current_state)
                     BEGIN
CASE current_state IS
                                            WHEN SO => -- state 0 (0000)
pp_Lab4_top 🔝 💠 clock_generator.vhd* 🔝 💠 holding_register.vhd* 🔝 💠 PB_filters.vhd* 🐼 💠 PB_inverters.vhd* 🔝 💠 segment7_mux.vhd 🖾 💠 State_Machine_Example.vhd* 🔝 💠 synchronizer.vhd* 🔝 🜓
    127
128
130
131
131
132
133
134
135
136
137
140
141
142
144
147
148
149
153
154
155
156
160
161
162
163
166
167
168
169
171
                    BEGIN CASE current_state IS
                                             wHEN SO ⇒> -- state 0 (0000)

State_Number <= "0000"; -- leds(7) = 0, leds(6) = 0, leds(5) = 0, leds(4) = 0

NS_A <= 0'; -- segment A of digit 2 is 0

NS_D <= blink_sig; --segment 0 of digit 2 is 0 and is flashing when at state 0

NS_D <= blink_sig; --segment 0 of digit 2 is 0

NS_D <= 0': -- segment 0 of digit 1 is 0

EW_D <= 0': -- segment 0 of digit 1 is 0


EW_D <= 0': -- segment 0 of digit 1 is 0

Clear <= 0': -- conditional jump request off at 0

Clear <= 0': -- conditional jump request off at 0


NS_Crossing_signal <= 0': -- leds (2) is off

EW_Crossing_signal <= 0': -- leds (2) is off
                                              WHEN S1 ⇒ --state 1 (0001)
State_Number <= "0001"; -- leds(7) = 0, leds(6) = 0, leds(5) = 0, leds(4) = 1
NS_A <= '0'; -- segment A of digit 2 is 0 and is flashing when at state 1
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of digit 1 is 0
NS_G <= 0: -- segment 6 of
                                               EW_crossing_signal <='0'; --
--similar logic as above S1
WHEN S2 >> 0010';
NS_A <='0';
NS_Crossing_signal <='1';
NS_Crossing_signal <='0';
```




```
sp_Lab4_top 🗵 💠 clock_generator.vhd* 🔝 💠 holding_register.vhd* 🔝 💠 PB_filters.vhd* 🔝 💠 PB_inverters.vhd* 🔝 💠 segment7_mux.vhd 🖾 💠 State_Machine_Example.vhd* 🐼 💠 synchronizer.vhd* 🔝 🜓
 298
299
300
301
302
303
304
306
307
308
309
311
313
314
315
316
317
318
319
321
323
324
325
326
327
328
329
331
331
342
342
343
344
342
                                                                      EW_crossing_signal <='1';
--similar logic as above S1
whEN S14->-similar logic as above S1
whEN S14->-similar logic as above S1
NS_D <= 0';
NS_G <= 0';
NS_G <= 0';
EW_G <= 0'
                                                                          --similar logic as above S1
WHEN S15=>
  pp_Lab4_top 🔝 💠 clock_generator.vhd* 🔝 💠 holding_register.vhd* 🔝 💠 PB_ filters.vhd* 🔝 💠 PB_ inverters.vhd* 🔝 💠 segment7_mux.vhd 🖫 💠 State_Machine_Example.vhd* 🔯 💠 synchronizer.vhd* 🔝 🜓
       | S.A <= 1;
| NS.D <= 0;
| NS.D <= 0;
| S.G <= 0;
| EW.A <= 0;
| EW.D <= 0;
| EW.D <= 0;
| Clear <= 0;
| Clear <= 0;
| Clear <= 0;
| Clear <= 0;
| EW.C cossing_signal <= 0;
| EW.C cossing_signal <= 0;
   330
331
332
333
333
334
335
338
338
338
340
341
342
343
344
345
346
347
348
347
348
350
361
362
363
363
363
363
364
365
366
367
367
368
368
370
371
372
372
373
373
373
374
                                                                       EW_crossing_signal <='0';
-similar logic as above S1
whith S15->
S15-A = 1;
NS_0 <= 0';
NS_6 <= 0';
EW_A <= 0';
EW_A <= 0';
EW_A <= 0';
Clear <= 0';
Clear <= 0';
NS_crossing_signal <='0';
EW_crossing_signal <='0';
                                                                       WHEN others ---situations where the current state is neither s0 and s15, which is unlikely to happen, but the other cases should still be included NS_A <- '0';
NS_D <- '0';
NS_D <- '0';
EW_D <- '0';
EW_D <- '0';
EW_D <- '0';
Clearl <- '0';
NS_Crossing_signal <- '0';
EW_Crossing_signal <- '0';
                                        END CASE;
END PROCESS;
                             END PROCESS,
END ARCHITECTURE SM;
```

PartB Waveform



PartE Waveform



State_Chart

	Source State	Destination State	Condition
1	S0	S1	(!NS_Req).(!EW_Req).(Register_Section).(!reset) + (NS_Req).(Register_Section).(!reset)
2	S0	50	(!Register_Section) + (Register_Section).(reset)
3	S0	S6	(!NS_Req).(EW_Req).(Register_Section).(!reset)
4	S1	S1	(!Register_Section).(!reset)
5	S1	S0	(reset)
6	S1	S6	(!NS_Req).(EW_Req).(Register_Section).(!reset)
7	S1	S2	(!NS_Req).(!EW_Req).(Register_Section).(!reset) + (NS_Req).(Register_Section).(!reset)
8	S2	S3	(Register_Section).(!reset)
9	S2	S0	(reset)
10	S2	S2	(!Register_Section).(!reset)
1	1 53	S3	(!Register_Section).(!reset)
12	2 53	S4	(Register_Section).(!reset)
13	3 S3	S0	(reset)
14	4 54	S4	(!Register_Section).(!reset)
15	5 \$4	50	(reset)
16	5 S4	S5	(Register_Section).(!reset)
17	7 S5	50	(reset)
18	B S5	S6	(Register_Section).(!reset)
19	9 S5	S5	(!Register_Section).(!reset)
20	S6	S7	(Register_Section).(!reset)
2	1 S6	S0	(reset)
22	2 56	S6	(!Register_Section).(!reset)
23	3 S7	S7	(!Register_Section).(!reset)
24	4 57	S8	(Register_Section).(!reset)
25	5 S7	S0	(reset)
26	5 S8	S8	(!Register_Section).(!reset)
27	7 S8	S14	(NS_Req).(!EW_Req).(Register_Section).(!reset)
28	8 58	50	(reset)
29	9 S8	S9	(!NS_Req).(Register_Section).(!reset) + (NS_Req).(EW_Req).(Register_Section).(!reset)

29	S8	S9	(!NS_Req).(Register_Section).(!reset) + (NS_Req).(EW_Req).(Register_Section).(!reset)		
30	S9	S14	(NS_Req).(!EW_Req).(Register_Section).(!reset)		
31	S9	S0	(reset)		
32	S9	S9	(!Register_Section).(!reset)		
33	S9	S10	(!NS_Req).(Register_Section).(!reset) + (NS_Req).(EW_Req).(Register_Section).(!reset)		
34	S10	S11	(Register_Section).(!reset)		
35	S10	S0	(reset)		
36	S10	S10	(!Register_Section).(!reset)		
37	S11	S11	(!Register_Section).(!reset)		
38	S11	S0	(reset)		
39	S11	S12	(Register_Section).(!reset)		
40	S12	S13	(Register_Section).(!reset)		
41	S12	S0	(reset)		
42	S12	S12	(!Register_Section).(!reset)		
43	S13	S13	(!Register_Section).(!reset)		
44	S13	S14	(Register_Section).(!reset)		
45	S13	S0	(reset)		
46	S14	S15	(Register_Section).(!reset)		
47	S14	S14	(!Register_Section).(!reset)		
48	S14	S0	(reset)		
49	S15	S15	(!Register_Section).(!reset)		
50	S15	S0	(!Register_Section).(reset) + (Register_Section)		
Tr	Transitions / Encoding /				

State Diagram

