

Datasheet

APM32F103xDxE

Arm® Cortex®-M3 based 32-bit MCU

Version: V 1.6



1 Features

System Architecture

- 32-bit Arm® Cortex®-M3 core
- 96MHz Maximum Frequency

Clock and memory

- HSECLK: supports 4~ 16MHz external crystal oscillator
- LSECLK: supports 32.768KHz RTC oscillator
- HSICLK: factory calibrated 8 MHz RC oscillator
- LSICLK: 40 KHz RC oscillator
- Flash up to 512 KB
- SRAM up to 128 KB
- EMMC: Supports CF card, SRAM, PSRAM, SDRAM, NOR and NAND memory
- Parallel LCD interface, compatible with 8080/6800 mode

Power supply and low power

- Reset power supply voltage 2.0V~3.6V
- Support PVD
- Support sleep, stop and standby modes
- V_{BAT} power supply can support RTC and standby register work

FPU

 Independent FPU module supports floating point operations

ADC and temperature sensor

- 3x 12-bit accuracy ADCs, up to 21 input channels
- ADC voltage conversion range: 0~VDDA
- Support dual sampling and hold functionTemperature sensor: 1

2x12-bit DAC

■ I/Os

- 112/80/51 I/Os, depend on package type
- All mappable on 16 external interrupt vectors

12-channel DMA controller

 2 DMAs, up to 7 independent configurable channels

Timer

- 2x16-bit advanced timers TMR1/8 with support for dead-zone control and emergency braking
- 4x16-bit universal timer TMR2/3/4/5, each timer has 4 independent channels to support input capture, output comparison, PWM and pulse counting functions
- 2x 16-bit basic Timers TMR6/7
- 2 watchdog Timers (Independent and Window)
- 1 SysTick Timer: a 24-bit downcounter

Communication Interfaces

- 3xUSART, 2xUART, support ISO 7816,LIN and IrDA
- 2 x I2C support SMBus/PMBus
- 3 x SPI (2 reusable non-l2s), maximum transmission speed is 18Mbps
- 1x USBD
- 1xCAN 2.0B support USBD and CAN work independently at the same time
- 1xSDIO

1xCRC Unit

- support 96 bit not rewrite the only ID
- SWD and JTAG debug interface



Package

- LQFP64/100/144

Application

 Medical equipment, PC peripherals, industrial control, intelligent instruments and household appliances



Content

| 1 | Features | 1 |
|--------|---|----|
| 2 | Overview | 9 |
| 3 | Features Description | 10 |
| 3.1 | Arm® Cortex®-M3 Core with Embedded Flash and SRAM | 10 |
| 3.2 | Memory | 11 |
| 3.2.1 | Configurable External Memory Controller | 11 |
| 3.3 | Power Management | 11 |
| 3.3.1 | Power Supply Schemes | 11 |
| 3.3.2 | Voltage Regulator | 12 |
| 3.3.3 | Power Supply Supervisor | 12 |
| 3.3.4 | Low Power Mode | 12 |
| 3.4 | Clocks and Startup | 13 |
| 3.5 | RTC and Backup Registers | 13 |
| 3.6 | Boot Modes | 14 |
| 3.7 | CRC Calculation Unit | 14 |
| 3.8 | General Purpose IO Port | 14 |
| 3.9 | Interrupt Controller | 14 |
| 3.9.1 | Nested Vectored Interrupt Controller (NVIC) | 14 |
| 3.9.2 | External Interrupt/Event Controller (EINT) | 15 |
| 3.10 | FPU | 15 |
| 3.11 | DMA | 15 |
| 3.12 | Timer | 16 |
| 3.13 | Watchdog | 16 |
| 3.14 | Peripheral Interface | 18 |
| 3.14.1 | I ² C Bus | 18 |
| 3.14.2 | I ² S Bus | 18 |
| 3.14.3 | USART | 19 |
| 3.14.4 | SPI | 19 |
| 3.14.5 | Controller Area Network (CAN) | 19 |
| 3.14.6 | USBD | 19 |
| 3.14.7 | Simultaneous Use of USBD and CAN Interface | 19 |



| 3.14.8 | LCD Parallel Interface(LCD) | 20 |
|---------|--|----|
| 3.14.9 | SDIO | 20 |
| 3.14.10 | GPIO | 20 |
| 3.15 | Converters | 21 |
| 3.15.1 | ADC | 21 |
| 3.15.2 | Temperature Sensor | 21 |
| 3.15.3 | Digital/Analog Converter(DAC) | 21 |
| 3.16 | Debug Interface (SWJ-DP) | 22 |
| 3.17 | Embedded Trace Macrocell (ETM) | 22 |
| 4 | Pin Features | 23 |
| 4.1 | Pinouts and Pin Descriptions | 23 |
| 4.1.1 | APM32F103xDxE Performance line LQFP144 | 23 |
| 4.1.2 | APM32F103xDxE Performance line LQFP100 | 24 |
| 4.1.3 | APM32F103xDxE Performance line LQFP64 | 25 |
| 4.2 | Pin Description | 26 |
| 5 | System Diagram | 35 |
| 6 | Clock Tree | 36 |
| 7 | Address Mapping | 37 |
| 8 | Electrical Characteristics | 38 |
| 8.1 | Parameter Conditions | 38 |
| 8.1.1 | Maximum and Minimum Values | 38 |
| 8.1.2 | Typical Value | 38 |
| 8.1.3 | Typical Curve | 38 |
| 8.1.4 | Loading Capacitor | 38 |
| 8.1.5 | Power supply scheme | 40 |
| 8.2 | Absolute Maximum Ratings | 40 |
| 8.2.1 | Maximum Rated Voltage Characteristics | 41 |
| 8.2.2 | Maximum Rated Current Characteristics | 41 |
| 8.2.3 | Maximum Temperature Characteristics | 42 |
| 8.3 | Testing Under General Operating Conditions | 42 |
| 8.3.1 | Embedded Reset and Power Control Block Characteristics (1) | 42 |
| 8.3.2 | Embedded Reference Voltage Characteristics Test | 43 |
| 8.3.3 | Supply Current Characteristics | 44 |



| External Clock Source Characteristics | 51 |
|---|---------------------------------------|
| Internal Clock Source Characteristics | 52 |
| PLL Characteristics | 53 |
| Memory Characteristics | 54 |
| EMC Characteristics | 54 |
| Absolute maximum ratings (electrical sensitivity) | 56 |
| I/O Port Characteristics | 57 |
| NRST Pins Characteristics | 59 |
| Communication Interface | 60 |
| 12-bit ADC Characteristics | 65 |
| DAC electrical specifications | 66 |
| Temperature Sensor Characteristics | 67 |
| Packaging Information | 69 |
| LQFP144 Package Diagram | 69 |
| LQFP100 Package Diagram | 72 |
| LQFP64 Package Diagram | 74 |
| Ordering Information | 77 |
| Package Information | 79 |
| Commonly Used Function Module Denomination | 82 |
| Reversion History | 83 |
| | External Clock Source Characteristics |



Appendix table

| Table 1 | APM32F103xDxE Product Features and Peripheral Configurations | 11 |
|----------|--|----|
| Table 2 | Memory Description | 12 |
| Table 3 | Power Supply Schemes | 12 |
| Table 4 | Operation Modes of Voltage Regulator | 13 |
| Table 5 | Low PowerMode | 14 |
| Table 6 | Timer Feature Comparison | 18 |
| Table 7 | Watchdog | 19 |
| Table 8 | APM32F103xDxE Pin Definitions | 27 |
| Table 9 | Maximum rated voltage characteristics | 39 |
| Table 10 | Maximum rated current characteristics | 40 |
| Table 11 | Temperature characteristics | 41 |
| Table 12 | General Operating Conditions | 41 |
| Table 13 | Embedded Reset and Power Control Block Characteristics (-40°C < T _A < +105°C) | 42 |
| Table 14 | Embedded Reference Voltage | 43 |
| Table 15 | Maximum current consumption in Run mode, data process code run from internal Flash | 44 |
| Table 16 | Maximum current consumption in Run mode, data process code run from internal RAM | 45 |
| Table 17 | Maximum current consumption in Sleep mode, code run from Flash or RAM | 46 |
| Table 18 | Maximum current consumption in Stop mode and Standby mode | 48 |
| Table 19 | Typical current consumption in Run mode, data process code run from internal Flash | 48 |
| Table 20 | Typical current consumption in Run mode, data process code run from internal RAM | 48 |
| Table 21 | Typical current consumption in sleep mode, code running from Flash or RAM | 49 |
| Table 22 | Typical current Consumption in Stop Mode and Standby Mode | 49 |
| Table 23 | HSECLK 4 to 16 MHz Oscillator Characteristics ⁽¹⁾⁽²⁾ | 50 |
| Table 24 | LSECLK Oscillator characteristics (f = 32.768 kHz) ⁽¹⁾⁽²⁾⁽³⁾ | 51 |
| Table 25 | HSICLK Oscillator Features ⁽¹⁾ | 52 |
| Table 26 | LSICLK Oscillator Characteristics (1) | 52 |
| Table 27 | Wake Up Time in Low-power Mode | 53 |
| Table 28 | PLL Characteristics | 53 |
| Table 29 | FLASH Memory Characteristics (1) | 54 |
| Table 30 | EMS Characteristics | 54 |
| Table 31 | EMI Characteristics | 55 |
| Table 32 | ESD Absolute maximum ratings | 56 |
| Table 33 | Static switch lock ⁽¹⁾ | 56 |



| Table 34 | I/O Static Characteristics (Test conditions V _{CC} = 2.7-3.6V, T _A = -40 ~ 105 ° C) | 57 |
|----------|---|----|
| Table 35 | Output Voltage Characteristics (test conditions Vcc=2.7-3.6V, T _A = -40~105°C) | 58 |
| Table 36 | Input/output AC characteristics ⁽¹⁾ | 59 |
| Table 37 | NRST Pin Characteristics (Test condition V _{CC} =3.3V, T _A = -40~105°C) | 60 |
| Table 38 | I ² C Interface Characteristics (Test conditions V _{DD} =3.3V, T _A = 25°C) | 61 |
| Table 39 | SPI Characteristics (V _{DD} = 3.3V, T _A = 25°C) | 62 |
| Table 40 | USBD Full Speed Electrical Characteristics (V _{DD} =3.0-3.6V, T _A =-25°C) | 62 |
| Table 41 | ADC Characteristics (V _{DD} =2.4-3.6V, T _A =-40~105°C) | 65 |
| Table 42 | Maximum R _{AIN} at F _{ADC} =14MHz ⁽¹⁾ | 66 |
| Table 43 | ADC Accuracy | 67 |
| Table 44 | DAC Characteristics | 68 |
| Table 45 | Temperature Sensor Characteristics | 69 |
| Table 46 | LQFP144 Package Data | 71 |
| Table 47 | LQFP100 Package Data | 74 |
| Table 48 | LQFP64 Package Data | 77 |
| Table 49 | Ordering Information Table | 80 |
| Table 50 | Tray Package Parameters Specification | 81 |
| Table 51 | Pallet packing parameters specification | 81 |
| Table 52 | Commonly Used Function Module Denomination | 82 |
| Table 53 | Document Reversion History | 83 |



Table of Figures

| Figure 1 | LQFP144 Pinout | 24 |
|-----------|---|----|
| Figure 2 | LQFP100 Pinout | 25 |
| Figure 3 | LQFP64 Pinout | 26 |
| Figure 4 | APM32F103xDxE Performance Line System Diagram | 34 |
| Figure 5 | APM32F103xDxE Performance Line Clock Tree | 35 |
| Figure 6 | APM32F103xDxE Performance Line Address Mapping Diagram | 36 |
| Figure 7 | Load conditions when measuring pin parameters | 37 |
| Figure 8 | Pin Input Voltage Measurement Scheme | 39 |
| Figure 9 | Current Consumption Measurement Scheme | 39 |
| Figure 10 | Power supply scheme | 60 |
| Figure 11 | Input/output AC characteristics defined | 62 |
| Figure 12 | Bus AC Waveform and Measurement Circuit (1) | 62 |
| Figure 13 | SPI Timing Diagram - Slave Mode and CPHA=0 | 63 |
| Figure 14 | SPI Timing Diagram - Slave Mode and CPHA=1 (1) | 64 |
| Figure 15 | SPI Timing Diagram - Master Mode ⁽¹⁾ | 64 |
| Figure 16 | USBD Timings: Definition of Data Signal Rise and Fall Times | 65 |
| Figure 17 | 12-bit buffered/non-buffered DAC | 69 |
| Figure 18 | LQFP144 Package Diagram | 70 |
| Figure 19 | LQFP144-144 pins, 20 x 20mm recommended welding Layout | 71 |
| Figure 20 | LQFP144-144 pin, 20 x20 mm package identification diagram | 72 |
| Figure 21 | LQFP100 Package Diagram | 73 |
| Figure 22 | LQFP100 - 100 pin, 14 x 14mm recommended welding Layout | 74 |
| Figure 23 | LQFP100 - 100 pin, 14 x 14mm package identification diagram | 75 |
| Figure 24 | LQFP64 Package Diagram | 76 |
| Figure 25 | LQFP64 - 64 pin, 10 x 10mm recommended welding Layout | 78 |
| Figure 26 | LQFP64 - 64 pin, 10 x 10mm identification diagram | 78 |
| Figure 27 | Tray Package Diagram | 80 |
| Figure 28 | Pallet packing Diagram | 80 |



2 Overview

32-bit APM32F103xDxE series MCU is based on the Arm® Cortex®-M3 core. The maximum operating frequency is 96MHz.

Built-in high-speed memory (Flash up to 512Kbytes and SRAM up to 128Kbytes), a number of enhanced I/Os ports and peripherals to connect to 2 APB buses. The chip is equipped with a powerful FPU, which supports single-precision data processing instructions and data types. All models include 3 12-bit ADC, 4 universal 16-bit timers and 2 PWM timers, 2 basic timers, as well as standard and advanced communication interfaces: 2 I2C, 3 SPI, two I2S, 1 SDIO, 3 USART, 2 UART,1 USBD, and 1 CAN.

APM32F103xDxE enhanced series operates temperature rang from -40°C \sim +105°C, Voltage range: 2.0V \sim 3.6V. A series of power-saving modes ensure the requirements of low power consumption applications.

APM32F103xDxE enhanced series MCU support 3 different packages from 64 ~ 144 pins. The configuration of peripherals in the device is different according to different package forms.



3 Features Description

Please refer to the table below for details of APM32F103xDxE product features and peripheral counts.

Table 1 APM32F103xDxE Product Features and Peripheral Configurations

| peripheral | | APM32F103Rx | | APM32F103Vx | | APM32F103Zx | |
|------------------------|--------------------------|-------------------|---------|-------------|-------------|--------------------|---------------|
| | | RD | RE | VD | VE | ZD | ZE |
| | Flash (Kbytes) | 384 | 512 | 384 | 512 | 384 | 512 |
| | SRAM (Kbytes) | 64 | 128 | 64 | 128 | 64 | 128 |
| Mer | mory Controller(EMMC) | No | | Yes (Do | not support | Yes(Support SDRAM) | |
| IVICI | nory controller(Elwiwo) | | | SDI | SDRAM) | | (ODI V IIVI) |
| | General-purpose | | | | 4 | | |
| Timers | Advanced | | | | 2 | | |
| | Basic | | | | 2 | | |
| | SPI (I ² S) | | 3 (2) | | | | |
| | I ² C | 2 | | | | | |
| | USART (UART) | 3 (2) | | | | | |
| Comm | USBD | 1 | | | | | |
| | CAN | 1 | | | | | |
| | SDIO | 1 | | | | | |
| | GPIOs | 51 80 | | 112 | | | |
| | 12-bit ADC | 3 | | 3 | | 3 | |
| (1 | Number of channels) | 16 | | 16 | | 21 | |
| | 12-bit DAC | 2 | | | | | |
| (Number of channels) | | 2 | | | | | |
| CPU frequency | | 96MHz | | | | | |
| FPU | | 1 | | | | | |
| Operating voltage | | 2.0 ~ 3.6 V | | | | | |
| Package | | LQFP64 LQFP100 LC | | LQFF | P144 | | |

3.1 Arm® Cortex®-M3 Core with Embedded Flash and SRAM

Arm[®] Cortex[®]-M3 processor is the latest generation of Arm processors for embedded systems.

It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

Arm® Cortex®-M3 is 32-bit RISC processor provides additional code efficiency and exploits the high performance of ARM core on the storage space of the usual 8-bit and 16-bit systems.

APM32F103xDxE enhancedseries MCUs are based on ARM core, so it is compatible with all ARM tools and software.

Figure 4 Functional block diagram



3.2 Memory

Up to 512 Kbytes of embedded Flash is available for storing programs and data.

Table 2 Description of Memory

| Memory | The biggest byte | Function | |
|------------------------|------------------|--|--|
| Embedded Flash | 512 Kbytes | For storing programs and data | |
| Embedded Static Memory | 129Khytos | CPU can be accessed (read/write) with 0 wait | |
| Embedded Static Memory | 128Kbytes | cycle. | |

3.2.1 Configurable External Memory Controller

APM32F103xDxE enhanced series integrates EMMC modules, consisting of SMC, DMC and supports PC /CF card, SRAM, SDRAM, PSRAM, NOR and NAND.

Function is introduced:

- Three EMMC interrupt source, through logic or even to the NVIC unit
- Write FIFO
- Code outside the NAND flash memory and the PC card file operation

3.3 Power Management

3.3.1 **Power Supply Schemes**

Table 3 Power Supply Schemes

| Name | Voltage Range | Description |
|------------------|---------------|--|
| V_{DD} | 2.0 ~ 3.6V | V_{DD} supplies power directly to the IO port, and in addition, the V_{DD} supplies power to the core circuit via a voltage regulator |
| Vssa/Vdda | 2.0 ~ 3.6V | Power the analog portion of the ADC, DAC, reset module, RC oscillator and PLL.When using ADC or DAC, VDDA must not be less than 2.4V. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively. |
| V _{BAT} | 1.8V ~ 3.6V | When V_{DD} is turned off, power is supplied to the RTC, external 32kHz oscillator, and backup registers via an internal power switcher. |

Note: Refer to details on how to connect power pins in Figure 10.



3.3.2 Voltage Regulator

The voltage regulator can adjust the working mode of the MCU to reduce power consumption. There are three operation modes:

Table 4 Operation Modes of Voltage Regulator

| Name | Description |
|---------------------|--|
| Main Mode(MR) | MR is used in nominal regulation mode |
| Low Power Mode(LPR) | LPR is used in the stop modes |
| | For the standby mode of CPU, the output of the voltage |
| | regulator is in the high resistance state, the power supply of |
| Power Down Mode | the kernel circuit is cut off, the voltage regulator is in the |
| | zero consumption state, and the contents of registers and |
| | SRAM are all lost. |

This regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output.

3.3.3 Power Supply Supervisor

The product is integrated with POR and PDR circuit. This circuit is always in the working state to ensure that the system works when the power supply exceeds 2V. When the V_{DD} is lower than the set threshold $V_{POR/PDR}$, the system will keep the reset state without connecting the external reset circuit.

The product monitors the V_{DD}/V_{DDA} voltage through the PVD and compares the monitored voltage to the threshold V_{PVD} . Interrupts occur when the V_{DD} is below or above the set threshold V_{PVD} . The interrupt handler can issue a warning message or switch the microcontroller to safe mode. The PVD function needs to be enabled programmatically.

Refer to Chapter 5 Electrical Characteristics for details on VPOR/PDR and VPVD.

3.3.4 Low Power Mode

The product supports three low-power modes to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Table 5 Low Power Mode

| Mode Types | Description |
|------------|---|
| Sleep Mode | In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. |
| Stop Mode | The stop mode minimizes power consumption while maintaining no loss |



| Mode Types | Description | | |
|--------------|--|--|--|
| | of SRAM and register contents.In shutdown mode, the internal 1.5V power | | |
| | supply section stops, the PLL, HSICLK's RC oscillator and HSECLK | | |
| | crystal oscillator are turned off, and the voltage regulator is placed in either | | |
| | normal mode or low power mode. The microprocessor can be woken from | | |
| | shutdown mode by any signal configured to EINT.The EINT signal can be | | |
| | one of 16 external I/O ports, the output of a PVD, a wake-up call from an | | |
| | RTC alarm clock or a USBD. | | |
| | The lowest power consumption can be achieved in standby mode.In | | |
| | standby mode, the internal voltage regulator is turned off, so the power | | |
| | supply to the internal 1.6V part is cut off.PLL, HSICLK RC oscillator and | | |
| | HSECLK crystal oscillator are also shut down; After entering standby | | |
| Standby Mode | mode, the contents of the SRAM and registers disappear, but the contents | | |
| | of the backup registers remain, and the standby circuit is still working. | | |
| | Exiting from standby mode is when an external reset signal on the NRST, | | |
| | an IWDT reset, a rising edge on the WKUP pin, or an alarm clock on the | | |
| | RTC is available. | | |

Note: The RTC, the IWDT, and the corresponding clock sources are not stopped by entering stop or standby mode.

3.4 Clocks and Startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary(for example with failure of an indirectly used external oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 96 MHz.

Figure 5 Details on the clock tree.

3.5 RTC and Backup Registers

The RTC and the backup register are powered by a switch that selects the V_{DD} power supply if the V_{DD} is available, or the V_{BAT} pin power supply if not.Backup registers (42 16-bit registers) can be used to hold 84bytes of user application data when V_{DD} is turned off.The RTC and



backup registers are not reset by the system or power reset source, nor are they reset when awakened from standby mode.

Real-time clocks have a set of continuously running counters, can provide calendar functionality through the appropriate software, and also have alarm interrupts and phased interrupts. Its clock source can choose from an external 32.768 kHz crystal oscillator, resonator or oscillator, an internal 40 kHz low speed RC oscillator or an external high speed clock with a 128 frequency divider. To compensate for the deviation of the natural crystal, the clock of the RTC can be calibrated by output a 512Hz signal. The RTC has a 32-bit programmable counter that is used to alarm long-term measurements using the comparison register. There is a 20-bit pre-divider for the time-based clock, which by default will produce a 1-second long time reference from a 32.768kHz clock.

3.6 Boot Modes

At boot time, the bootstrap pin allows you to select one of three bootstrap modes to bootstrap from user flash memory, from system memory, or from internal SRAM. The Boot loader is stored in the system memory, and the flash memory can be reprogrammed using USART1.

3.7 CRC Calculation Unit

The CRC (Cyclic Redundancy Check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of time and stored at a given memory location.

3.8 General Purpose IO Port

51/80/112 I/Os are available for the product, and the specific selection can refer to the model and package. All I/O can be mapped to 16 external interrupt controllers, and most of I/O support 5V logic level input.

3.9 Interrupt Controller

3.9.1 Nested Vectored Interrupt Controller (NVIC)

APM32F103xDxE embeds a nested vectored interrupt controller able to handle up to 65 maskable interrupt channels(not including the 16 interrupt lines of Cortex-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core



- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.9.2 External Interrupt/Event Controller (EINT)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EINT can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected to the 16 external interrupt lines.

3.10 FPU

The product has built-in independent FPU floating-point operation processing unit, supports IEEE754 standard, supports single-precision floating-point operation, and supports algorithms such as CMP, SUM, SUB, PRDCT, MAC, DIV, INVRGSQT, RGSQT, SUMSQ, DOT, floating-point to integer conversion and integer to floating point conversion.

3.11 DMA

The flexible 12-channel general-purpose DMAs(7 channels for DMA1 and 5 channels for DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The two DMA controllers support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose and advanced-control Timers TMRx, DAC, I²S, SDIO and ADC.



3.12 Timer

The enhanced series of high-density APM32F103xDxE includes up to two advanced-control Timer (TMR1, TMR8), up to four general-purpose Timers, two basic Timers, two watchdog Timers, and a SysTick Timer.

Table 6 compares the features of the advanced-control, general-purpose and basic Timers:

 Table 6
 Timer Feature Comparison

| Type of Timer | SysTick Timer | Bas | Basic Timer General-purpose Timer | | | | | Advan | ced -conti | ol Timer | |
|------------------------------|---|------------|--|---|---|--|--|----------|--|---|---|
| Timer Name | Sys Tick Timer | TMR6 | TMR7 | TMR2 | TMR3 | TMR4 | TMR5 | | TMR1 TMR8 | | |
| Counter Resolution | 24-bit | 1 | 6-bit | | 1 | 16-bit | | | 16-bit | | |
| Counter Type | Down | Up Up, dow | | vn, up/d | own | | Up, | down, up | /down | | |
| Prescaler Factor | | _ | er between 1 I 65536 | An | ny integer 6 | betwee | n 1 and | An | ıy integer | between | 1 and 6553 |
| DMA Request generation | | | Yes | | | Yes | | | | Yes | |
| Capture/Comp are Channels | | | 0 | | | 4 | | | 4 | | |
| Complementar y Outputs | | | No | No | | | | Yes | | | |
| Function Specification | Dedicated for OS Automatic reload function Maskable system interrupt generation when the counter reaches 0 Programmable clock source | gener | for DAC trigger ation be used as a ic 16-bit time | - () - () - () - () - () - () () - () - | chaining for counters debug moder to can be generation to can be concoder | can be ode used to puts Timer ent DM n. handle hall) signals | A request quadrature and the om 1 to 3 | | with p dead-Ti If config as a g Timer, it as the T If config generat capabili In debu the ac counter PWM o Synchro | rogramma imes gured general-po t has the s fMRx Tim gured as th tor, it has f ity (0-1000 g mode, | ne 16-bit PV full modulati %). control Tin rozen and t abled. |

3.13 Watchdog

APM32F103xDxE series MCU has two built-in watchdogs, providing increased security, time accuracy and flexibility of use. Two watchdog devices (standalone watchdog and window watchdog) can be used to detect and resolve faults caused by software errors; When



the counter reaches a given timeout value, either triggers an interrupt (for windowed watchdog only) or produces a system reset.



Table 7 Watchdog

| Motobdos | Counter | ounter Counter Type Presc | | Function Specification |
|-------------|--------------------------------|---------------------------|-------------|--|
| Watchdog | Resolution Counter Type Factor | | Factor | Function Specification |
| | | | | It is clocked from an independent 40 kHz internal RC |
| | | | | oscillator and as it operates independently from the main |
| | | | | clock, it can operate in stop and standby modes. |
| Independent | | | Any integer | Reset the device when a problem occurs. |
| Watchdog | 12-bit | down | between 1 | As a free-running Timer for application timeout |
| vvaichdog | | | and 256 | management. |
| | | | | It is hardware- or software-configurable through the |
| | | | | option bytes. |
| | | | | The counter can be frozen in debug mode. |
| | | | | It can be set as free-running. |
| Window | | | | Reset the device when a problem occurs. |
| | 7-bit | down | - | It is clocked from the main clock. It has an early warning |
| Watchdog | | | | interrupt capability. |
| | | | | The counter can be frozen in debug mode. |

3.14 Peripheral Interface

3.14.1 I²C Bus

Two embedded I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes. They support 7/10-bit addressing mode and 7-bit dual addressing mode(as slave). A hardware CRC generation/verification is embedded. They can be served by DMA and they support SM Bus 2.0/PM Bus.

I²C 3/4 bus is a two-wire serial interface, composed of serial data line (SDA) and serial clock (SCL), which can work as transmitter and receiver in standard mode, fast mode and high speed mode. The fast mode and high speed mode devices are backwards compatible.

3.14.2 I2S Bus

Two standard I2S interfaces (multiplexed with SP12 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 48 KHz are supported. When either or both of the I2S interfaces are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.



3.14.3 **USART**

The high-capacity APM32F103xDxE enhanced series includes three universal synchronous/asynchronous transceivers (USART1, USART2 and USART3) and two universal asynchronous transceivers (UART4 and UART5).

These five interfaces provide asynchronous communication, support for IRDA SIR ENDEC transport codec, multi-processor communication mode, single-wire semi-duplex communication mode, and LIN master/slave functionality.

The USART1 interface can communicate at a rate of 4.5Mbit/s, while other interfaces can communicate at a rate of 2.25Mbit/s.

USART1, USART2 and USART3 have hardware CTS and RTS signal management, compatible with ISO7816 smart cards and SPI-like communication mode, except UART5 all other interfaces can use DMA operation.

3.14.4 **SPI**

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

All SPIs can be served by the DMA controller.

3.14.5 Controller Area Network (CAN)

The CAN is compliant with specifications 2.0A and 2.0B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

3.14.6 **USBD**

The product embeds a module USBD compatible with full-speed USBD. The USBD device implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSECLK crystal oscillator).

3.14.7 Simultaneous Use of USBD and CAN Interface

When USBD and CAN are used together, you need to:



- Write 0x00000001 at the base address offset 0x100 of the USBD.
- The PA11 and PA12 pins are for USBD and CAN is used to multiplex other pins.
 Note: With USBD and USBD2 common pin, so the same time CAN only use a USBD, when need to use USBD and at the same time CAN only use USBD2 instead of USBD.

3.14.8 LCD Parallel Interface(LCD)

The EMMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration.

3.14.9 **SDIO**

An SD/SDIO/MMC host interface is available, that supports MMC System Specification Version 4.2 in three different databus modes: 1-bit(default), 4-bit and 8-bit The interface allows data transfer at up to 48 MHz in 8-bit mode, and is compliant with SD Memory Card Specifications Version 2. 0.

The SDIO Card Specification Version 2. 0 also supports two different databus modes: 1-bit(default)and 4-bit.

The current version supports only one SD/SDIO/MMC4 2 card at any one time and a stack of MMC4. 1 or previous.

In addition to SD/SDIO/MMC, this interface is also fully compliant with the CE-ATA digital protocol Rev1. 1.

3.14.10 **GPIO**

The product can have up to 112 GPIO pins, each pin can be configured by the software for output (push pull or leak), input(with or without pull-down or pull-down) or multiplexed peripheral function ports. Most GPIO pins are shared with digital or analog multiplexing peripherals. All GPIO pins have high current flow capability.

If needed, the peripheral function of the I/O pin can be locked with a specific operation to avoid accidental writes to the I/O register.



3.15 Converters

3.15.1 **ADC**

Embedded in the product are three 12-bit analog/digital converters that share up to 21 external channels per ADC for single or scan conversion. In scan mode, the conversion automatically runs on a selected set of analog inputs.

other on ADC interface logic functions including synchronous sampling and maintaining, cross sampling and maintained and a single sample. The ADC can use DMA operations.

The analog watchdog function allows very precise monitoring of one, multiple, or all selected channels, with interruptions occurring when the monitored signal exceeds a preset threshold. Events generated by the Universal Timer (TMRX) and the Advanced Control Timer (TMR1 and TMR8) can be internally cascaded to the start and injection triggers of the ADC, respectively, and applications can synchronize the AD transformation with the clock.

Temperature sensor

The temperature sensor generates a voltage that varies linearly with temperature, and the conversion range is between 2V and 3.6V. The temperature sensor is internally connected to an input channel of the ADC12_IN16 to convert the output voltage of the sensor into a numeric value.

3.15.2 **Temperature Sensor**

The temperature sensor generates a voltage that varies linearly with temperature. The conversion range is 2 V~3.6 V. The temperature sensor is internally connected to the ADC12_IN16 input channel which is used to convert the sensor output voltage into a digital value.

3.15.3 Digital/Analog Converter(DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration. This dual digital interface supports the following features:

- -two DAC converters:one for each output channel
- -8-bit or 12-bit monotonic output
- ·left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation



- ·triangular-wave generation
- ·dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- ·input voltage reference V_{REF+},

Eight DAC trigger inputs are used in the APM32F103xDxE performance line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.16 Debug Interface (SWJ-DP)

The Arm SWJ-DP interface is embedded, and it combines JTAG and serial wire debug that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.17 Embedded Trace Macrocell (ETM)

The Arm® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the APM32F103xDxE through a small number of ETM pins to an external hardware trace port analyzer(TPA)device. The TPA is connected to a host computer using USBD, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors, and is compatible with third party debugger software tools.




4 Pin Features

4.1 Pinouts and Pin Descriptions

4.1.1 APM32F103xDxE Performance line LQFP144


Figure 1 LQFP144 Pinout





4.1.2 APM32F103xDxE Performance line LQFP100

Figure 2 LQFP100 Pinout





4.1.3 APM32F103xDxE Performance line LQFP64

VSS_3 PB9 PB8 BOOT0 PB7 PB4 PB3 PD2 PC12 PC11 PC11 48 VDD 2 VBAT ☐ 47 USS_2 46 PA13 PC13-TAMPER-RTC ☐ 2 PC14-OSC32_IN ☐3 45 | PA12 44 | PA11 43 | PA10 PC15-OSC32_OUT 4 PD0-OSC_IN \$\prisc\$5 PD1-OSC_OUT ☐ 6 42 PA9
41 PA8
40 PC9 NRST ☐7 PC0 ☐8 LQFP64 PC1 ☐ 9 39 PC8 38 PC7 37 PC6 PC2 ☐ 10 PC3 ☐ 11 VSSA ☐ 12 36 PB15 VDDA ☐ 13 PA0-WKUP ☐ 14 35 PB14 PA1 ☐ 15 34 Þ PB13 PA2 ☐ 16 33 PB12 PA3 VDD 4 VDD 4 PA4 PA5 PA7 PC5 PB0 PB1 -PB1 -

Figure 3 LQFP64 Pinout



4.2 Pin Description

Table 8 APM32F103xDxE Pin Definitions

| | | | | Table 8 | AI 1010ZI | TOUNDALT | In Definitions | |
|-------------------------------------|--------|---------|---------|----------|---------------|---------------------|------------------------|-------|
| | | Pins | | | a | Main | Alternate functions | |
| | | | | | el (2 | Function (3) | | Т |
| Pin Name | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level (2) | (after reset) | Default | Remap |
| PE2 | - | 1 | 1 | I/O | FT | PE2 | TRACECK, SMC_A23 | - |
| PE3 | - | 2 | 2 | I/O | FT | PE3 | TRACED0, SMC_A19 | - |
| PE4 | - | 3 | 3 | I/O | FT | PE4 | TRACED1, SMC_A20 | - |
| PE5 | - | 4 | 4 | I/O | FT | PE5 | TRACED2, SMC_A21 | - |
| PE6 | - | 5 | 5 | I/O | FT | PE6 | TRACED3, SMC_A22 | - |
| V_{BAT} | 1 | 6 | 6 | S | - | V_{BAT} | - | - |
| PC13- TAMPER- RTC ⁽⁴⁾ | 2 | 7 | 7 | I/O | - | PC13 (5) | TAMPER-RTC | - |
| PC14- OSC32_IN | 3 | 8 | 8 | I/O | - | PC14 ⁽⁵⁾ | OSC32_IN | - |
| PC15- OSC32_OUT (4) | 4 | 9 | 9 | I/O | - | PC15 (5) | OSC32_OUT | - |
| PF0 | - | - | 10 | I/O | FT | PF0 | SMC_A0, DMC_A0 | - |
| PF1 | - | - | 11 | I/O | FT | PF1 | SMC_A1, DMC_A1 | - |
| PF2 | - | - | 12 | I/O | FT | PF2 | SMC_A2, DMC_A2 | - |
| PF3 | - | - | 13 | I/O | FT | PF3 | SMC_A3, DMC_A3 | - |
| PF4 | - | - | 14 | I/O | FT | PF4 | SMC_A4, DMC_A4 | - |
| PF5 | - | - | 15 | I/O | FT | PF5 | SMC_A5, DMC_A5 | - |
| V_{SS_5} | - | 10 | 16 | S | - | V _{SS_5} | - | - |
| V _{DD_5} | - | 11 | 17 | S | - | V_{DD_5} | - | - |
| PF6 | - | - | 18 | I/O | - | PF6 | ADC3_IN4, SMC_NIORD | - |
| PF7 | - | - | 19 | I/O | - | PF7 | ADC3_IN5, | - |



| | | | | | | Main | SEMICONDUC | | | | |
|-------------|--------|---------|---------|----------|---------------|--------------------|----------------------------|--------------------|--|--|--|
| | | Pins | | | 2) | Function (3) | Alternate functions | | | | |
| Pin Name | | | _ | T (4) | vel (| runction (3) | | | | | |
| i iii Naiie | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level (2) | (after reset) | Default | Remap | | | |
| | | | | | | | SMC_NREG | | | | |
| 550 | | | | | | | ADC3_IN6, | | | | |
| PF8 | - | - | 20 | I/O | - | PF8 | SMC_NIOWR | - | | | |
| DEO | | | 0.4 | 1/0 | | DEO | ADC3_IN7, | | | | |
| PF9 | - | - | 21 | I/O | - | PF9 | SMC_CD | - | | | |
| DE40 | | | 00 | 1/0 | | DE40 | ADC3_IN8, | | | | |
| PF10 | - | - | 22 | I/O | - | PF10 | SMC_INTR | - | | | |
| OSC_IN | 5 | 12 | 23 | I | - | OSC_IN | - | PD0 (7) | | | |
| OSC_OUT | 6 | 13 | 24 | 0 | - | OSC_OUT | - | PD1 ⁽⁷⁾ | | | |
| NRST | 7 | 14 | 25 | I/O | - | NRST | - | - | | | |
| D00 | | 4- | 00 | | | 500 | ADC123_IN10, | | | | |
| PC0 | 8 | 15 | 26 | I/O | - | PC0 | DMC_WE | - | | | |
| 504 | | | | | | 504 | ADC123_IN11, | | | | |
| PC1 | 9 | 16 | 27 | I/O | - | PC1 | DMC_RAS | - | | | |
| D00 | 40 | 47 | 00 | | | 500 | ADC123_IN12, | | | | |
| PC2 | 10 | 17 | 28 | I/O | - | PC2 | DMC_CS | - | | | |
| D00 | 44 | 40 | -00 | | | 500 | ADC123_IN13, | | | | |
| PC3 | 11 | 18 | 29 | I/O | - | PC3 | DMC_CKE | - | | | |
| V_{SSA} | 12 | 19 | 30 | S | - | V _{SSA} | - | - | | | |
| V_{REF} | - | 20 | 31 | S | - | V _{REF} - | - | - | | | |
| V_{REF+} | - | 21 | 32 | S | - | V _{REF} + | - | - | | | |
| V_{DDA} | 13 | 22 | 33 | S | - | V_{DDA} | - | - | | | |
| | | | | | | | WKUP, | | | | |
| | | | | | | | USART2_CTS(6), | | | | |
| | 14 | 23 | 34 | I/O | | DAO | ADC123_IN0, | | | | |
| PA0-WKUP | 14 | 23 | 34 | 1/0 | - | PA0 | TMR2_CH1_ETR(6), | - | | | |
| | | | | | | | TMR5_CH1, | | | | |
| | | | | | | | TMR8_ETR | | | | |
| | | | | | | | USART2_RTS (6), | | | | |
| PA1 | 15 | 24 | 35 | I/O | _ | PA1 | ADC123_IN1, | | | | |
| FAI | 10 | 24 | 33 | 1/0 | - | FAI | TMR5_CH2, | _ | | | |
| | | | | | | | TMR2_CH2 (6) | | | | |
| | | | | | | | USART2_TX ⁽⁶⁾ , | | | | |
| PA2 | 16 | 25 | 36 | I/O | | PA2 | TMR5_CH3, | | | | |
| FA2 | 10 | 25 | 30 | 1/0 | - | FAZ | ADC123_IN2, | - | | | |
| | | | | | | | TMR2_CH3 (6) | | | | |



| | | | | | | Main | | SEMICONDUCTOR - |
|-------------------|--------|---------|---------|----------|---------------|-------------------|---|-----------------|
| | | Pins | | | 6 | Function (3) | Alternate function | IS |
| Pin Name | | Ι_ | I _ | T (4) | vel (; | runction (3) | | |
| r III Naille | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level (2) | (after reset) | Default | Remap |
| PA3 | 17 | 26 | 37 | I/O | - | PA3 | USART2_RX ⁽⁶⁾ , TMR5_CH4, ADC123_IN3, TMR2_CH4 ⁽⁶⁾ | - |
| V _{SS_4} | 18 | 27 | 38 | S | - | V _{SS_4} | | - |
| V _{DD_4} | 19 | 28 | 39 | S | _ | V _{DD_4} | - | _ |
| PA4 | 20 | 29 | 40 | 1/0 | - | PA4 | SPI1_NSS ⁽⁶⁾ , USART2_CK ⁽⁶⁾ , DAC_OUT1, ADC12_IN4 | - |
| PA5 | 21 | 30 | 41 | I/O | - | PA5 | SPI1_SCK ⁽⁶⁾ , DAC_OUT2, ADC12_IN5 | - |
| PA6 | 22 | 31 | 42 | I/O | - | PA6 | SPI1_MISO ⁽⁷⁾ , TMR8_BKIN, ADC12_IN6 TMR3_CH1 ⁽⁷⁾ | TMR1_BKIN |
| PA7 | 23 | 32 | 43 | I/O | - | PA7 | SPI1_MOSI (7) TMR8_CH1N ADC12_IN7 TMR3_CH2 (7) | TMR1_CH1N |
| PC4 | 24 | 33 | 44 | I/O | - | PC4 | ADC12_IN14 | - |
| PC5 | 25 | 34 | 45 | I/O | - | PC5 | ADC12_IN15 | - |
| PB0 | 26 | 35 | 46 | I/O | - | PB0 | ADC12_IN8 TMR3_CH3 TMR8_CH2N | TMR1_CH2N |
| PB1 | 27 | 36 | 47 | I/O | - | PB1 | ADC12_IN9, TMR3_CH4 ⁽⁶⁾ TMR8_CH3N | TMR1_CH3N |
| PB2 | 28 | 37 | 48 | I/O | FT | PB2, BOOT1 | - | - |
| PF11 | - | - | 49 | I/O | FT | PF11 | SMC_NIOS16 | - |
| PF12 | - | - | 50 | I/O | FT | PF12 | SMC_A6, DMC_A6 | - |
| V _{SS_6} | - | - | 51 | S | - | V _{SS_6} | - | - |
| V_{DD_6} | - | - | 52 | S | - | V_{DD_6} | - | - |
| PF13 | - | - | 53 | I/O | FT | PF13 | SMC_A7, | - |



| | | | | | | | SE | MICONDUCTOR |
|-------------------|--------|---------|---------|----------|---------------|----------------------|--------------------------|--------------|
| | | Pins | | | 2) | Main Function (3) | Alternate function | 5 |
| Pin Name | _ | | - | Type (1) |) ləv | Function (3) | | |
| | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level (2) | (after reset) | Default | Remap |
| | | | | | | | DMC_A7 | |
| PF14 | | | 54 | 1/0 | ГТ | PF14 | SMC_A8, | |
| PF 14 | - | - | 54 | I/O | FT | PF14 | DMC_A8 | - |
| PF15 | | _ | 55 | I/O | FT | PF15 | SMC_A9, | _ |
| 1113 | | _ | 33 | 1/0 | | 1115 | DMC_A9 | |
| PG0 | _ | _ | 56 | I/O | FT | PG0 | SMC_A10, | _ |
| 1 00 | | _ | 30 | 1/0 | | 1 00 | DMC_A10 | |
| PG1 | _ | _ | 57 | I/O | FT | PG1 | SMC_A11, | _ |
| 1 01 | | | 01 | 1/0 | | 101 | DMC_A11 | |
| PE7 | _ | 38 | 58 | I/O | FT | PE7 | SMC_D4, | TMR1_ETR |
| | | 00 | 00 | 1/0 | | 1 = 7 | DMC_D4 | 11/11/1_2110 |
| PE8 | _ | 39 | 59 | I/O | FT | PE8 | SMC_D5, | TMR1_CH1N |
| . 20 | | 00 | | ., 0 | | 1 20 | DMC_D5 | |
| PE9 | _ | 40 | 60 | I/O | FT | PE9 | SMC_D6, | TMR1_CH1 |
| . 20 | | | 00 | .,, 0 | | 1 20 | DMC_D6 | |
| V _{SS_7} | - | - | 61 | S | - | V _{SS_7} | - | - |
| V_{DD_7} | - | - | 62 | S | - | $V_{DD_{2}}$ | - | - |
| PE10 | _ | 41 | 63 | I/O | FT | PE10 | SMC_D7, | TMR1_CH2N |
| | | | | 0 | | | DMC_D7 | |
| PE11 | _ | 42 | 64 | I/O | FT | PE11 | SMC_D8, | TMR1_CH2 |
| | | | | | | | DMC_D8 | |
| PE12 | _ | 43 | 65 | I/O | FT | PE12 | SMC_D9, | TMR1_CH3N |
| | | | | | | | DMC_D9 | _ |
| PE13 | _ | 44 | 66 | I/O | FT | PE13 | SMC_D10, | TMR1_CH3 |
| | | | | | | | DMC_D10 | _ |
| PE14 | _ | 45 | 67 | I/O | FT | PE14 | SMC_D11, | TMR1_CH4 |
| | | | | | | | DMC_D11 | _ |
| PE15 | _ | 46 | 68 | I/O | FT | PE15 | SMC_D12, | TMR1_BKIN |
| | | | | | | | DMC_D12 | |
| | | | | | | | 12C2_SCL, | |
| PB10 | 29 | 47 | 69 | I/O | FT | PB10 | 12C4_SCL, | TMR2_CH3 |
| | 1 | | | | | | USART3_TX (6) | 1 |
| | | | | | | | I2C2_SDA, | |
| PB11 | 30 | 48 | 70 | I/O | FT | PB11 | I2C4_SDA, | TMR2_CH4 |
| | | | | _ | | | USART3_RX ⁽⁶⁾ | |
| V _{SS_1} | 31 | 49 | 71 | S | - | V _{SS_1} | - | - |
| V_{DD_1} | 32 | 50 | 72 | S | - | V_{DD_1} | - | - |



| | | | | | | T T | 2EN | ICONDUCTOR |
|-------------------|--------|---------|---------|----------|---------------|----------------------|---------------------|------------|
| | | Pins | | | 5) | Main Function (3) | Alternate functions | |
| Pin Name | | | | Time (4) | vel (3 | Function (3) | | |
| riii Naiile | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level (2) | (after reset) | Default | Remap |
| | | | | | | | SPI2_NSS, | |
| | | | | | | | I2S2_WS, | |
| PB12 | 33 | 51 | 73 | I/O | FT | PB12 | I2C2_SMBAI, | - |
| | | | | | | | USART3_CK (6), | |
| | | | | | | | TMR1_BKIN (6) | |
| | | | | | | | SPI2_SCK, | |
| PB13 | 34 | 52 | 74 | I/O | FT | PB13 | 12S2_CK, | |
| FB13 | 34 | 52 | /4 | 1/0 | | FB13 | USART3_CTS (6), | - |
| | | | | | | | TMR1_CH1N | |
| | | | | | | | SPI2_MISO, | |
| PB14 | 35 | 53 | 75 | I/O | FT | PB14 | TMR1_CH2N, | - |
| | | | | | | | USART3_RTS (6) | |
| | | | | | | | SPI2_MOSI, | |
| PB15 | 36 | 54 | 76 | I/O | FT | PB15 | I2S2_SD, | - |
| | | | | | | | TMR1_CH3N (6) | |
| | | | | | | 550 | SMC_D13, | |
| PD8 | - | 55 | 77 | I/O | FT | PD8 | DMC_D13 | USART3_TX |
| 550 | | | | | | 220 | SMC_D14, | |
| PD9 | - | 56 | 78 | I/O | FT | PD9 | DMC_D14 | USART3_RX |
| 55.40 | | | | | | 55.40 | SMC_D15, | |
| PD10 | - | 57 | 79 | I/O | FT | PD10 | DMC_D15 | USART3_CK |
| | | | | | | | SMC_A16, | |
| PD11 | - | 58 | 80 | I/O | FT | PD11 | DMC_BA0 | USART3_CTS |
| | | | | | | | SMC_A17, | TMR4_CH1, |
| PD12 | - | 59 | 81 | I/O | FT | PD12 | DMC_BA1 | USART3_RTS |
| PD13 | - | 60 | 82 | I/O | FT | PD13 | SMC_A18 | TMR4_CH2 |
| V _{SS_8} | - | - | 83 | S | - | V _{SS_8} | - | - |
| V_{DD_8} | - | - | 84 | S | - | V _{DD_8} | - | - |
| | | | | | | | SMC_D0, | |
| PD14 | - | 61 | 85 | I/O | FT | PD14 | DMC_D0 | TMR4_CH3 |
| | | | | | | | SMC_D1, | |
| PD15 | - | 62 | 86 | I/O | FT | PD15 | DMC_D2 | TMR4_CH4 |
| | | | | | | | SMC_A12, | |
| PG2 | - | - | 87 | I/O | FT | PG2 | DMC_A12 | - |
| | | | | | | | SMC_A13, | |
| PG3 | - | - | 88 | I/O | FT | PG3 | DMC_A13 | - |
| PG4 | _ | - | 89 | I/O | FT | PG4 | SMC_A14, | - |



| | | | | | | | | IICONDUCTOR - |
|-------------------|--------|---------|---------|----------|---------------|-------------------|----------------------------|---------------|
| | | Pins | | | 6 | Main | Alternate functions | |
| Pin Name | | _ | l _ | |) | Function (3) | | |
| PIII Name | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level (2) | (after reset) | Default | Remap |
| | | | | | | | DMC_A14 | |
| B05 | | | 00 | 1/0 | | DOF | SMC_A15, | |
| PG5 | - | - | 90 | I/O | FT | PG5 | DMC_A15 | - |
| PG6 | - | - | 91 | I/O | FT | PG6 | SMC_INT2 | - |
| PG7 | - | - | 92 | I/O | FT | PG7 | SMC_INT3 | - |
| PG8 | - | - | 93 | I/O | FT | PG8 | DMC_CLK | - |
| V _{SS_9} | - | - | 94 | S | - | V _{SS_9} | - | - |
| V_{DD_9} | - | - | 95 | S | - | V_{DD_9} | - | - |
| | | | | | | | 12S2_MCK, | |
| PC6 | 37 | 63 | 96 | I/O | FT | PC6 | TMR8_CH1, | TMR3_CH1 |
| | | | | | | | SDIO_D6 | |
| | | | | | | | 12S3_MCK, | |
| PC7 | 38 | 64 | 97 | I/O | FT | PC7 | TMR8_CH2, | TMR3_CH2 |
| | | | | | | | SDIO_D7 | |
| PC8 | 39 | 65 | 98 | 1/0 | ГТ | DC0 | TMR8_CH3, | TMD2 CU2 |
| PC0 | 39 | 00 | 90 | I/O | FT | PC8 | SDIO_D0 | TMR3_CH3 |
| D00 | 40 | -00 | | | | Doo | TMR8_CH4, | T14D0 0114 |
| PC9 | 40 | 66 | 99 | I/O | FT | PC9 | SDIO_D1 | TMR3_CH4 |
| | | | | | | | USART1_CK, | |
| PA8 | 41 | 67 | 100 | I/O | FT | PA8 | TMR1_CH1 (6), | - |
| | | | | | | | MCO | |
| DAG | 40 | -00 | 404 | | | D4.0 | USART1_TX ⁽⁶⁾ , | |
| PA9 | 42 | 68 | 101 | I/O | FT | PA9 | TMR1_CH2 (6) | - |
| DA 40 | 40 | 60 | 100 | 1/0 | ГТ | DA40 | USART1_RX ⁽⁶⁾ , | |
| PA10 | 43 | 69 | 102 | I/O | FT | PA10 | TMR1_CH3 (6) | - |
| | | | | | | | USART1_CTS, | |
| | | | | | | | USBDDM, | |
| PA11 | 44 | 70 | 103 | I/O | FT | PA11 | USBD2DM, | - |
| | | | | | | | CAN_RX ⁽⁶⁾ , | |
| | | | | | | | TMR1_CH4 (6) | |
| | | | | | | | USART1_RTS, | |
| | | | | | | | USBDDP | |
| PA12 | 45 | 71 | 104 | I/O | FT | PA12 | USBD2DP, | - |
| | | | | | | | CAN_TX (6), | |
| | | | | | | | TMR1_ETR(6) | |
| PA13 | 46 | 72 | 105 | I/O | FT | JTMS/ | - | PA13 |



| | 1 | | | | | | 251 | MICONDUCTOR |
|--|--------|---------|---------|----------|---------------|--|---------------------|-------------|
| | | Pins | | | 2) | Main Function (3) | Alternate functions | i |
| Pin Name | | | - | Tyme (4) | vel (; | Function (3) | | |
| · ···································· | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level (2) | (after reset) | Default | Remap |
| | | | | | | SWDIO | | |
| - | - | 73 | 106 | - | - | - | - | - |
| V _{SS_2} | 47 | 74 | 107 | S | - | V _{SS_2} | - | - |
| V_{DD_2} | 48 | 75 | 108 | S | - | V _{DD_2} | - | - |
| PA14 | 49 | 76 | 109 | I/O | FT | JTCK/ SWCLK | - | PA14 |
| | | | | | | | | TMR2_CH1_E |
| DA 45 | 50 | | 440 | 1/0 | | ITD. | SPI3_NSS, | TR, |
| PA15 | 50 | 77 | 110 | I/O | FT | JTDI | 12S3_WS | PA15, |
| | | | | | | | | SPI1_NSS |
| D040 | F4 | 70 | 444 | 1/0 | ГТ | D040 | UART4_TX, | LICARTO TV |
| PC10 | 51 | 78 | 111 | I/O | FT | PC10 | SDIO_D2 | USART3_TX |
| DC44 | | 70 | 440 | 1/0 | ГТ | DC44 | UART4_RX, | LICADTA DV |
| PC11 | 52 | 79 | 112 | I/O | FT | PC11 | SDIO_D3 | USART3_RX |
| PC12 | 53 | 80 | 112 | 1/0 | СТ | PC12 | UART5_TX, | USART3_CK |
| PC12 | 53 | 80 | 113 | I/O | FT | PC12 | SDIO_CK | USARIS_CK |
| DD0 | | 0.4 | 44.4 | 1/0 | ГТ | 000 IN(7) | SMC_D2, | CAN DV |
| PD0 | - | 81 | 114 | I/O | FT | OSC_IN (7) | DMC_D2 | CAN_RX |
| PD1 | | 82 | 115 | I/O | FT | OSC_OUT | SMC_D3, | CAN TV |
| PDI | - | 02 | 113 | 1/0 | ГІ | (7) | DMC_D3 | CAN_TX |
| | | | | | | | TMR3_ETR, | |
| PD2 | 54 | 83 | 116 | I/O | FT | PD2 | UART5_RX, | - |
| | | | | | | | SDIO_CMD | |
| PD3 | - | 84 | 117 | I/O | FT | PD3 | SMC_CLK | USART2_CTS |
| PD4 | - | 85 | 118 | I/O | FT | PD4 | SMC_NOE | USART2_RTS |
| PD5 | - | 86 | 119 | I/O | FT | PD5 | SMC_NWE | USART2_TX |
| V _{SS_10} | - | - | 120 | S | - | V _{SS_10} | - | - |
| V_{DD_10} | - | - | 121 | S | - | V _{DD_10} | - | - |
| PD6 | - | 87 | 122 | I/O | FT | PD6 | SMC_NWAIT | USART2_RX |
| PD7 | _ | 88 | 123 | I/O | FT | PD7 | SMC_NE1, | USART2_CK |
| 101 | | | 120 | "," | 1 1 | 101 | SMC_NCE2 | JUNE 12_OR |
| PG9 | _ | _ | 124 | I/O | FT | PG9 | SMC_NE2, | |
| 1 00 | | | 124 | "," | 1 1 | 1 00 | SMC_NCE3 | _ |
| PG10 | _ | _ | 125 | I/O | FT | PG10 | SMC_NCE4_1, | _ |
| . 010 | | | | | | . 3.0 | SMC_NE3 | |



| | | | | | | | 55 | MICONDUCTOR * |
|--------------------|--------|---------|---------|----------|---------------|----------------------|---|--|
| | | Pins | | | 2) | Main Function (3) | Alternate functions | 3 |
| Pin Name | | Ι_ | I _ | T (4) | vel (; | runction (3) | | |
| riii Naiile | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level (2) | (after reset) | Default | Remap |
| PG11 | - | - | 126 | I/O | FT | PG11 | SMC_NCE4_2 | - |
| PG12 | - | - | 127 | I/O | FT | PG12 | SMC_NE4 | - |
| PG13 | - | - | 128 | I/O | FT | PG13 | SMC_A24 | - |
| PG14 | - | - | 129 | I/O | FT | PG14 | SMC_A25 | - |
| V _{SS_11} | - | - | 130 | S | - | V _{SS_11} | - | - |
| $V_{DD_{_11}}$ | - | - | 131 | S | - | V _{DD_11} | - | - |
| PG15 | - | - | 132 | I/O | FT | PG15 | DMC_CAS | - |
| PB3 | 55 | 89 | 133 | I/O | FT | JTDO | SPI3_SCK, I2S3_CK | PB3, TRACESWO, TMR2_CH2, SPI1_SCK |
| PB4 | 56 | 90 | 134 | I/O | FT | NJTRST | SPI3_MISO | PB4, TMR3_CH1, SPI1_MISO |
| PB5 | 57 | 91 | 135 | I/O | - | PB5 | I2C1_SMBAI, SPI3_MOSI, I2S3_SD | TMR3_CH2, SPI1_MOSI |
| PB6 | 58 | 92 | 136 | I/O | FT | PB6 | I2C1_SCL ⁽⁶⁾ , I2C3_SCL, TMR4_CH1 ⁽⁶⁾ | USART1_TX |
| PB7 | 59 | 93 | 137 | I/O | FT | PB7 | I2C1_SDA ⁽⁶⁾ , I2C3_SDA, SMC_NADV, TMR4_CH2 ⁽⁶⁾ | USART1_RX |
| BOOT0 | 60 | 94 | 138 | 1 | - | воото | - | - |
| PB8 | 61 | 95 | 139 | I/O | FT | PB8 | TMR4_CH3 ⁽⁶⁾ , SDIO_D4 | I2C1_SCL, I2C3_SCL, CAN_RX |
| PB9 | 62 | 96 | 140 | I/O | FT | PB9 | TMR4_CH4 ⁽⁶⁾ SDIO_D5 | I2C1_SDA, I2C3_SDA, CAN_TX |
| PE0 | - | 97 | 141 | I/O | FT | PE0 | TMR4_ETR, SMC_NBL0, DMC_LDQM | - |
| PE1 | - | 98 | 142 | I/O | FT | PE1 | SMC_NBL1, DMC_UDQM | - |
| V _{SS_3} | 63 | 99 | 143 | S | - | V _{SS_3} | - | - |



| | | Pins | | | 1 (2) | Main Function (3) | Alternate functions | |
|-------------------|--------|---------|---------|----------|-----------|----------------------|---------------------|-------|
| Pin Name | LQFP64 | LQFP100 | LQFP144 | Type (1) | I/O level | (after reset) | Default | Remap |
| V _{DD_3} | 64 | 100 | 144 | S | - | V_{DD_3} | - | - |

- (1) I = input, O = output, S = supply, HiZ = high resistance
- (2) FT = 5V tolerant.
- (3) Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively.
- (4) PC13, PC14 and PC15 are supplied through the power switch since the switch only sinks a limited amount of current (3mA). The use of GPIOs from PC13 to PC15 in output mode is limited: only one GPIO can be used at a Time, the speed should not exceed 2 MHz with a maximum load of 30pF and these IOs must not be used as a current source (e.g. to drive an LED).
- (5) Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BAKPR register description sections in the reference manual.
- (6) This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate Function I/O and Debug Configuration section in the reference manual.
- (7) Pin5 and pin6 in the LQFP64 package are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 package, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to the Alternate Function I/O and Debug Configuration section in the reference manual. The use of PD0 and PD1 in output mode is limited as they can only be used at 50 MHz in output mode.



5 System Diagram

 $\mathsf{ARM}^{\hspace{-0.05cm} \otimes} \hspace{-0.05cm} \mathsf{Cortex}^{\hspace{-0.05cm} \otimes} \hspace{-0.05cm} \mathsf{-M3}$ FMC BUS MATRIX JTAG/SWD FLASH AHB BUS SRAM {} CRC SDIO AHB/APB1 BRIDGE AHB/APB2 BRIDGE TMR2/3/4/5/6/7 AF10 EINT RTC GPIO A/B/C/D/E/F/G WWDT IWDT ADC1/2/3 SP12/12S2 TMR1/8 SP13/12S3 SPI1 USART2/3 USART1 UART4/5 1201/1203 1202/1204 USBD/USBD2 CAN BAKPR PMU DAC

Figure 4 APM32F103xDxE Performance Line System Diagram

- 1. Operating temperature: -40°C to +85°C (suffix 6) or -40°C to +105°C (suffix7) , junction temperature up to 105°C.
- 2. AF: Alternate function on I/O port pin.



12SxCLK (x=2, 3)

6 Clock Tree

USBD Prescaler /1, 1. 5, 2, 2. 5 48MHz → USBDCLK FPU ► FPUCLK escaler /1, 2 Cortex System Clock LSICLK 40KHz **→** IWDTCLK ► FCLK RTCSEL[1:0] ► SMCCLK LSECLK OSC 32. 768 KHz OSC_OUT DMCCLK ► SDRAMCLK → RTC OSC IN ► SDIOCLK /128 CSS /2 ► HCLK/2 0SC32_0UТ 4-16MHz HSECLK OSC 96MHz MAX → HCLK PLLHSEPSC PLLSEL OSC32_IN [/2 SYSCLK 96MHz MAX ×2. 3. 4 . . . 16 PLL Prescaler /1, 2. . . 512 8MHz HSICLK 48MHz MAX TMR2, 3, 4, 5, 6, 7 (APB1 prescaler=1 else×2 TMRxCLK (x=2, 3. → FMCCLK APB1 SCSEL Rrescaler /1, 2, 4, 8, 16 48MHz MAX ► PCLK1 ADC ► ADCCLK Prescaler /2, 4, 6, 8 MCO 96MHz MAX -PLLCLK APB2 PRESCLAER TMR1, 8 -HSICLK TMRxCLK f(APB2 prescaler=1) × else×2 (x=1, 8)-HSECLK 1, 2, 4, 8, 16 -SYSCLK 96MHz MAX ► PCLK2

Figure 5 APM32F103xDxE Performance Line Clock Tree

- For the USBD function to be available, both HSECLK and PLL must be enabled, with the USBDCLK at 48 MHz.
- 2. To have an ADC conversion time of 1µs, APB2 must be at 14 MHz, 28MHz or 56MHz.



7 Address Mapping

0xA000 0FFF 0xA000 0000 EMMC register EMMC bank 0x4002 4400 FPU 0x4002 4000 0x4002 3400 CRC 0x9FFF FFFF 0x4002 3000 EMMC bank4 PCCARD 0x9000 0000 0x4002 2400 Flash Interface EMMC bank 3 0x4002 2000 NAND (NAND2) 0x4002 1400 0x8000 0000 RCM EMMC bank 2 0x4002 1000 NAND (NAND1) 0×7000 000 0x4002 0400 EMMC bank 1 NOR/PSRAM 4/SDRAM DMA2 0x4002 0400 0xFFFF FFFF 0x6C00 0000 DMA1 Re ser ved 0x4002 0000 EMMC bank 1 0x4001 8400 NOR/PSRAM 3/SDRAM Core Peripheral SDIO 0x6800 0000 0x4001 8000 0xE000 0000 EMMC bank 1 0x4001 4000 NOR/PSRAM 2/SDRAM Reserved 0x6400 0000 0x4001 3C00 EMMC bank 1 NOR/PSRAM 1/SDRAM USART1 0x4001 3800 0x6000 0000 TMR8 0x4001 3400 AHB Peripheral SP I1 0x4001 3000 TMR1 0x4001 2C00 0x4001 8000 ADC2 0x4001 2800 ADC1 0x4001 2400 Port G 0x4001 2000 Port F 0x4001 1000 APB2 Peripheral Port E 0x4001 1800 Port D 0x4001 1400 0x4001 0000 Port C 0x4001 1000 Port B 0x4001 0C00 Port A 0x4001 0800 EINT APB1 Peripheral 0x4001 0400 AF 10 0x4001 0000 0x4000 7800 0x4000 0000 DAC 0x4000 7400 0×2002 0000 PMU 0x4000 7000 BAKPR SRAM 0x4000 6C00 0x2000 0000 0x4000 6800 CAN 0x1FFF F80F 0x4000 6400 Option byte 0x4000 6000 0x1FFF F800 USBD/USBD2 register 0x4000 5C00 System memory $1^2C2/1^2C4$ 0x4000 5800 area I2C1/I2C3 0x1FFF F000 0x4000 5400 UART5 Reserved 0x4000 5000 UART4 0x4000 4C00 Flash USART3 0x4000 4800 0x0800 0000 USART2 0x4000 4400 Mapping area 0x4000 4000 SP13/12S3 0x0000 0000 0x4000 3C00 SP12/12S2 0x4000 3800 0x4000 3400 IWDT 0x4000 3000 WWDT 0x4000 2C00 RTC 0x4000 2800 0x4000 1800 TMR7 0x4000 1400 TMR6 0x4000 1000 TMR5 0x4000 0C00 TMR4 0x4000 0800 TMR3 0x4000 0400 TMR2 0x4000 0000

Figure 6 APM32F103xDxE Performance Line Address Mapping Diagram

Note: SDRAM is directly addressed to 256M, without Bank access separately.



8 Electrical Characteristics

8.1 Parameter Conditions

All voltage parameters are referenced to Vss unless otherwise specified.

8.1.1 Maximum and Minimum Values

Unless otherwise stated, all minimum and maximum values are guaranteed on the production line by testing 100% of the product at ambient temperature $T_A=25^{\circ}C$ and $T_A=T_A$ max under worst ambient temperature, supply voltage and clock frequency conditions. Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

8.1.2 Typical Value

Typical data is based on $T_A = 25^{\circ}C$ and $V_{DD} = 3.3V$ (2 $V \le V_{DD} \le 3.3 V$ voltage range) unless otherwise stated. These data are for design guidance only.

8.1.3 Typical Curve

Typical curves are for design guidance only and are not tested unless otherwise stated.

8.1.4 Loading Capacitor

Figure 7 Load conditions when measuring pin parameters






Figure 8 Pin Input Voltage Measurement Scheme





Figure 9 Current Consumption Measurement Scheme





8.1.5 Power supply scheme




Figure 10 Power supply scheme

8.2 Absolute Maximum Ratings

Stresses above the absolute maximum ratings listed in Table 9: Maximum rated voltage characteristics and Table 10: Maximum rated current characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



8.2.1 Maximum Rated Voltage Characteristics

Table 9 Maximum rated voltage characteristics

| Symbol | Description | Minimum | Maximum | Unit |
|-----------------------------------|---|----------------------|-----------------------|------|
| V _{DD} - V _{SS} | External main supply voltage (including V_{DDA} and V_{DD}) $^{(1)}$ | -0.3 | 4.0 | |
| | Input voltage on 5V tolerant pins ⁽²⁾ | Vss-0.3 | 5.5 | V |
| VIN | Input voltage on other pins ⁽²⁾ | V _{SS} -0.3 | V _{DD} + 0.3 | |
| AV _{DDx} | Voltage difference between different supply pins | | 50 | |
| V _{SSx} -V _{SS} | Voltage difference between different ground pins | | 50 | mV |

- 1. All power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to a power supply within the external allowable range.
- 2. If V_{IN} does not exceed the maximum value, I_{INJ(PIN)} will not exceed its limit. If V_{IN} exceeds the maximum value, I_{INJ(PIN)} must be externally limited to not exceed its maximum value. When V_{IN} > V_{DD}, there is a forward injection current; when V_{IN}<V_{SS}, there is a reverse injection current.

8.2.2 Maximum Rated Current Characteristics

Table 10 Maximum rated current characteristics

| Symbol | Description | Maximum | Unit |
|---------------------------------------|---|---------|------|
| I _{VDD} | Total current (supply current) (1) went through the V _{DD} /V _{DDA} power cord. | 150 | |
| Ivss | Total current (outflow current) (1) went through the V _{SS} ground cord. | 150 | |
| | Irrigation current on any I/O and control pins | 25 | |
| lio | Source current on any I/O and control pins | -25 | |
| | Injection current of NRST pin | | mA |
| I _{INJ(PIN)} (2) (3) | Injection current of HSECLK's OSC_IN pin and LSECLK's OSC_IN pin | ±5 | |
| | Injection current of other pins | | |
| ΣI _{INJ(PIN)} ⁽²⁾ | Total injection current on all I/O and control pins (4) | ±25 | |

- 1. All power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to a power supply within the external allowable range.
- 2. If V_{IN} does not exceed the maximum value, I_{INJ(PIN)} will not exceed its limit. If VIN exceeds the maximum value, I_{INJ(PIN)} must be externally limited to not exceed its maximum value. When V_{IN} > V_{DD}, there is a forward injection current; when V_{IN} < V_{SS}, there is a reverse injection current.
- 3. Reverse injection current can interfere with the analog performance of the ADC.
- 4. When several I/O ports have injection current at the same time, the maximum value of $\Sigma I_{\text{INJ}(\text{PIN})}$ is the sum of the instantaneous absolute values of the forward injection current and the reverse injection current. These results are based on the calculation of the maximum value of $\Sigma I_{\text{INJ}(\text{PIN})}$ on the four I/O port pins of the device.



8.2.3 Maximum Temperature Characteristics

Table 11 Temperature characteristics

| Symbol Description | | Value | Unit |
|--------------------|------------------------------|--------------------|------|
| T _{STG} | Storage temperature range | -55 ~ + 150 | °C |
| TJ | Maximum junction temperature | 150 | °C |

8.3 Testing Under General Operating Conditions

Table 12 General Operating Conditions

| Symbol | Parameters | Conditions | Min value | Max value | Unit |
|---------------------------------|---|-------------------------------------|-----------|-----------|------|
| fHCLK | Internal AHB clock frequency | | 0 | 96 | |
| f _{PCLK1} | Internal APB1 clock frequency | | 0 | 48 | MHz |
| f _{PCLK2} | Internal APB2 clock frequency | | 0 | 96 | 2 |
| V _{DD} | Standard working voltage | 2 | | 3.6 | V |
| (1) | Analog operating voltage (ADC not used) | must be the same | 2 | 3.6 | ., |
| V _{DDA} ⁽¹⁾ | Analog operating voltage (ADC not used) | with V _{DD} ⁽²⁾ | 2.4 | 3.6 | V |
| V _{BAT} | Backup operating voltage | | 1.8 | 3.6 | V |
| T _A | Ambient temperature range (temperature label 7) | Maximum power consumption | -40 | 105 | °C |
| TJ | Junction temperature range | | -40 | 150 | °C |

^{1.} When the ADC is used, refer to Chapter 8.3.13

8.3.1 Embedded Reset and Power Control Block Characteristics (1)

Table 13 Embedded Reset and Power Control Block Characteristics (-40°C < T_A < +105°C)

^{2.} It is recommended to power Vdd and VddA from the same source. A maximum difference of 300mV between Vdd and VddA can be tolerated during power-up and operation.



| Symbol | Parameters | Conditions | Minimum Value | Typical Value | Maximum Value | Unit |
|-------------------------------------|-------------------------------|-----------------------------|---------------------|------------------|------------------|------|
| | | PLS[2:0]=000 (rising edge) | 2.16 | 2.19 | 2.22 | V |
| | | PLS[2:0]=000 (falling edge) | 2.06 | 2.09 | 2.11 | V |
| | | PLS[2:0]=001 (rising edge) | 2.26 | 2.29 | 2.32 | V |
| | | PLS[2:0]=001 (falling edge) | 2.15 | 2.18 | 2.21 | V |
| | | PLS[2:0]=010 (rising edge) | 2.36 | 2.39 | 2.42 | V |
| | | PLS[2:0]=010 (falling edge) | 2.25 | 2.28 | 2.31 | V |
| | | PLS[2:0]=011 (rising edge) | 2.45 | 2.49 | 2.52 | V |
| ., (3) | Programmable voltage detector | PLS[2:0]=011 (falling edge) | 2.35 | 2.38 | 2.41 | V |
| V _{PVD} ⁽³⁾ | level selection | PLS[2:0]=100 (rising edge) | 2.55 | 2.59 | 2.62 | V |
| | | PLS[2:0]=100 (falling edge) | 2.44 | 2.48 | 2.51 | V |
| | | PLS[2:0]=101 (rising edge) | 2.65 | 2.68 | 2.72 | V |
| | | PLS[2:0]=101 (falling edge) | 2.55 | 2.58 | 2.61 | V |
| | | PLS[2:0]=110 (rising edge) | 2.75 | 2.79 | 2.82 | V |
| | | PLS[2:0]=110 (falling edge) | 2.64 | 2.67 | 2.71 | V |
| | | PLS[2:0]=111 (rising edge) | 2.84 | 2.88 | 2.92 | V |
| | | PLS[2:0]=111 (falling edge) | 2.74 | 2.78 | 2.81 | V |
| V _{PVDhyst} ⁽²⁾ | PVD hysteresis | | | 107.08 | | mV |
| | Power on/power | Falling edge | 1.86 ⁽¹⁾ | 1.88 | 1.90 | V |
| Vpor/pdr | down reset threhold | Rising edge | 1.91 | 1.94 | 1.96 | V |
| V _{PDRhyst} (2) | PVD hysteresis | | 38.19 | 55.33 | 72.47 | mV |
| T _{RSTTEMPO} | Reset Duration | | | 1.47 | | ms |

- (1) The product feature is guaranteed by design down to the minimum $V_{\text{POR/PDR}}$ value.
- (2) It is guaranteed by design, and is not tested in production.
- (3) It is derived from a comprehensive evaluation and is not tested in production.

8.3.2 Embedded Reference Voltage Characteristics Test

Table 14 Embedded Reference Voltage

| Symbol | Parameters | Conditions | Minimum Value | Typical Value | Maximu m Value | Unit |
|------------------------|----------------------------|------------------------------------|------------------|------------------|-------------------|------|
| VREFINT ⁽¹⁾ | Internal reference voltage | -40°C < T _A < +105°C | 1.17 | 1.21 | 1.27 | > |



| | | V _{DD} = 2-3.6 V | | | | |
|------------------------------------|----------------------------|---------------------------|---|-----|------|--------|
| | ADC sampling time when | | | | | |
| Ts_vrefint ⁽²⁾ | reading the internal | | | 5.1 | 17.1 | μs |
| | reference voltage | | | | | |
| | Internal reference voltage | | | | | |
| V _{REFINT} ⁽²⁾ | spread over the | V _{DD} =3V±10mV | - | - | 18 | mV |
| | temperature range | | | | | |
| T _{Coeff} | Temperature coefficient | - | | | 104 | ppm/°C |

- 1. It is derived from a comprehensive evaluation and is not tested in production.
- 2. It is guaranteed by design, and is not tested in production.

8.3.3 Supply Current Characteristics

The current values in the operating modes given in this section are measured by executing Dhrystone 2.1, with the Keil V5 compilation environment and the L0 compilation optimization level.

Max Current Consumption

MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled unless otherwise stated.
- The flash memory access time is adjusted to the f_{HCMU} frequency (0 wait state from 0 ~ 24 MHz, 1 wait state from 24~ 48 MHz, 2 wait states from 48 ~72 MHz, 3 wait states from 72 ~ 96 MHz).
- Prefetch in ON (tip: this bit must be set before the clock setting and bus prescaling).
- When the peripherals are enabled: fpcmu₁ = fhcmu/2 , fpcmu₂ = fhcmu.



Table 15 Maximum current consumption in Run mode, data process code run from Flash

| Symbol | Parameter | Conditions | fнсми | Maximum Value ⁽¹⁾ T _A =105°C , V _{DD} =3.6 V | Unit | | |
|-----------------|-------------------|---------------------------------|---------|---|-------|-------|------|
| | | | 96 MHz | 48.9 | | | |
| | | | 72MHz | 34.5 | | | |
| | | External clock ⁽²⁾ , | 48MHz | 27.6 | | | |
| | | all peripherals | 36MHz | 21.6 | | | |
| | | enabled | enabled | enabled 24MHz 16MHz | 24MHz | 15.2 | |
| | Supply current in | | | | | 16MHz | 10.7 |
| | | | | 8MHz | 6.2 | mA | |
| I _{DD} | run mode | | 96 MHz | 27.0 | MA | | |
| | | | | | 72MHz | 26.9 | |
| | | External clock ⁽²⁾ , | 48MHz | 16.9 | | | |
| | | all peripherals | 36MHz | 13.3 | | | |
| | | disabled | 24MHz | 9.71 | | | |
| | | | 16MHz | 7.10 | | | |
| | | | | 8MHz | 4.35 | | |

^{1.} It is derived from a comprehensive evaluation and is not tested in production.

^{2.} External clock is 8 MHz and PLL is on when $f_{\mbox{\scriptsize HCMU}}$ > 8 MHz.



Table 16 Maximum current consumption in Run mode, data process code run from RAM

| | | Conditions | | Maximum Value ⁽¹⁾ | | | |
|-----------------|---|---------------------------------|----------------|------------------------------|------|-----------|------|
| Symbol Par | Parameter | Conditions | fHCLK | TA =105°C , VDD=3.6 V | Unit | | |
| | | | 96 MHz | 40.7 | | | |
| | | | 72MHz | 32.1 | | | |
| | | External clock ⁽²⁾ , | 48MHz | 20.9 | | | |
| | | all peripherals | 36MHz | 16.6 | | | |
| | enabled 24MHz 16MHz Supply current 8MHz | enabled | 11.4 | | | | |
| | | | | 16MHz | 8.17 | | |
| | | Supply current | Supply current | Supply current | | 8MHz 3.87 | 3.87 |
| I _{DD} | in run mode | | 96 MHz | 26.5 | mA | | |
| | | | 72MHz | 20.5 | | | |
| | | External clock ⁽²⁾ , | 48MHz | 14.5 | | | |
| | | all peripherals | 36MHz | 11.3 | | | |
| | | disabled | 24MHz | 8.22 | | | |
| | | | | 16MHz | 6.10 | | |
| | | | 8MHz | 3.88 | | | |

^{1.} It is derived from a comprehensive evaluation and is not tested in production.

^{2.}External clock is 8 MHz and PLL is on when $f_{\mbox{\scriptsize HCMU}} > 8$ MHz.



Table 17 Maximum current consumption in Sleep mode, data process code run

from Flash or RAM

| Currente a l | Dovernatore | Conditions | | Maximum Value ⁽¹⁾ | 11:4 | | |
|-----------------|----------------|---------------------------------|---------|------------------------------|-------|------|--|
| Symbol | Parameters | Conditions | fhcLK | TA =105°C , VDD=3.6 V | Unit | | |
| | | | 96 MHz | 34.4 | | | |
| | | | 72MHz | 23.7 | | | |
| | | External clock ⁽²⁾ , | 48MHz | 18.6 | | | |
| | | all peripherals | 36MHz | 14.7 | | | |
| | | enabled | enabled | enabled | 24MHz | 10.5 | |
| | | | | | 16MHz | 7.88 | |
| | Supply current | | 8MHz | 5.05 | ^ | | |
| I _{DD} | in sleep mode | | 96 MHz | 8.38 | mA | | |
| | | | 72MHz | 6.32 | | | |
| | | External clock ⁽²⁾ , | 48MHz | 5.35 | | | |
| | | all peripherals | 36MHz | 4.64 | | | |
| | | disabled | 24MHz | 4.03 | | | |
| | | | 16MHz | 3.55 | | | |
| | | 8MHz | 2.91 | | | | |

- 1. It is derived from a comprehensive evaluation and is not tested in production.
- 2. External clock is 8 MHz and PLL is on when $f_{HCMU} > 8$ MHz.



Table 18 Maximum Current Consumption in Stop Mode and Standby Mode

| | | | Maximum Value ⁽¹⁾ | |
|-----------------|--|--|--------------------------------------|------|
| Symbol | Parameter | Conditions | T _A =105°C , VDD=3.6 V | Unit |
| | Supply current in stop mode | Regulator in run mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF(no independent watchdog) | 413.31 | |
| I _{DD} | | Regulator in low-power mode, low- speed and high-speed internal RC oscillators and high-speed oscillator OFF(no independent watchdog) | 390.95 | |
| | Supply current in standby mode | Low-speed internal RC oscillator and independent watchdog ON | 25.44 | μΑ |
| | | Low-speed internal RC oscillator is on, independent watchdog OFF | 22.73 | |
| | | Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF | 21.75 | |
| IDD_VBAT | Supply current in the backup area | Low-speed oscillator and RTC ON | 4 | |

^{1.} It is derived from a comprehensive evaluation and is not tested in production.

Typical Current Consumption

MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The flash memory access time is adjusted to the fHCMU frequency (0 wait state from 0 ~ 24 MHz, 1 wait state from 24~48 MHz, 2 wait states from 48~72 MHz, 3 wait states from 72~96 MHz).
- Prefetch in ON (tip: this bit must be set before the clock setting and bus prescaling).

When the peripherals are enabled: $f_{PCLK1}=F_{HCLK}/2$, $f_{pCLK2}=f_{HCLK}$.



Table 19 Typical current consumption in Run mode, data process code run from Flash

| | | | Typical | ı | |
|-----------------|----------------------------|-------------------|---|--|------|
| Symbol | Parameter | f _{HCMU} | External clock ⁽²⁾ , all peripherals enabled | V _{DD} =3.3V External clock ⁽²⁾ , all peripherals disabled | Unit |
| | | 96 MHz | 45.6 | 25.7 | |
| | | 72MHz | 32.9 | 19.4 | |
| | Supply current in run mode | 48MHz | 26.2 | 16.0 | |
| I _{DD} | | 36MHz | 20.1 | 12.5 | mA |
| | | 24MHz | 14.5 | 9.30 | |
| | | 16MHz | 10.1 | 6.68 | |
| | | 8MHz | 5.77 | 4.04 | |

- 1. It derived from comprehensive evaluation and is not tested in production.
- 2. External clock is 8 MHz and PLL is on when $f_{HCMU} > 8$ MHz.

Table 20 Typical current consumption in Run mode, c data process code run from RAM

| | | | Typical | Value ⁽¹⁾ | | |
|-----------------|----------------------------|-------------------|----------------------------|----------------------------|------|--|
| | | | T _A =25°C, | V _{DD} =3.3V | | |
| Symbol | Parameter | f _{HCMU} | External | External | Unit | |
| | | | clock ⁽²⁾ , all | clock ⁽²⁾ , all | | |
| | | | peripherals enabled | peripherals disabled | | |
| | | 96 MHz | 37.5 | 25.2 | | |
| | | 90 WITZ | 37.3 | 25.2 | | |
| | | | 72MHz | 28.6 | 19.5 | |
| | | 48MHz | 19.8 | 13.6 | | |
| I _{DD} | Supply current in run mode | 36MHz | 15.4 | 10.7 | mA | |
| | | 24MHz | 10.6 | 7.52 | | |
| | | 16MHz | 7.68 | 5.63 | | |
| | | 8MHz | 3.57 | 3.58 | | |

- 1. It derived from comprehensive evaluation and is not tested in production.
- 2. When the external clock is 8MHz and f_{HCMU} >8MHz, it enables PLL.



Table 21 Typical current consumption in sleep mode, code run from Flash or RAM

| | | | Typical | Value ⁽¹⁾ | |
|-----------------|------------------------------|--------------------------|---|---|------|
| | | T _A =25 | | V _{DD} =3.3V | |
| Symbol | Parameter | f _{HCMU} | External | External | Unit |
| | | | clock ⁽²⁾ , all peripherals | clock ⁽²⁾ , all peripherals | |
| | | | enabled | disabled | |
| | | 96 MHz | 31.2 | 7.08 | |
| | | 72MHz | 21.5 | 5.24 | |
| | | 48MHz | 16.6 | 4.31 | |
| I _{DD} | Supply current in sleep mode | 36MHz | 12.6 | 3.64 | mA |
| | iii didep made | 24MHz | 8.95 | 2.99 | |
| | | 16MHz | 6.57 | 2.53 | |
| | | 8MHz | 4.01 | 1.97 | |

- 1. It derived from comprehensive evaluation and is not tested in production.
- 2. External clock is 8 MHz and PLL is on when $f_{HCMU} > 8$ MHz.

Table 22 Typical current Consumption in Stop Mode and Standby Mode

| Symb | _ | | Typical Valu | ıe(TA =25°C) | |
|----------------------|-----------------------------------|--|--------------|--------------|------|
| ol | Parameters | Conditions | VDD= 2.4V | VDD= 3.3V | Unit |
| | Supply current | Regulator in run mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF(no independent watchdog) | 28.9 | 28.3 | |
| IDD | in stop mode | Regulator in low-power mode, low- speed and high-speed internal RC oscillators and high-speed oscillator OFF(no independent watchdog) | 16.8 | 18.5 | |
| | | Low-speed internal RC oscillator and independent watchdog ON | 2.69 | 4.01 | μA |
| | Supply current in standby | Low-speed internal RC oscillator is on, independent watchdog OFF | 2.69 | 3.83 | |
| | mode | Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF | 2.23 | 3.13 | |
| I _{DD_VBAT} | Supply current in the backup area | Low-speed oscillator and RTC ON | | 1.5 | |



8.3.4 External Clock Source Characteristics

Crystal/ceramic resonators generate high speed external clocks

High Speed External (HSECLK) clocks can be supplied with a 4 to 16MHz crystal/ceramic resonator oscillator. All information presented in this section is based on the results of a comprehensive feature evaluation of typical external components in Table 23. In applications, the resonator and load capacitors must be as close to the oscillator pin as possible to reduce output distortion and stabilization time at startup.

For detailed crystal resonator parameters (frequency, package, precision, etc.), please consult the appropriate manufacturer.

| | Table 23 HSECLK 4~16 MHz Oscillator Characteristics(1)(2) | | | | | | |
|----------------|---|---|------------------|------------------|------------------|------|--|
| Symbol | Parameters | Conditions | Minimum Value | Typical Value | Maximum Value | Unit | |
| fosc_in | Oscillator Frequency: | - | 4 | 8 | 16 | MHz | |
| R _F | Feedback Resistance | - | - | 300 | - | kΩ | |
| С | Recommended load capacitance versus equivalent serial resistance of the crystal (RS) ⁽³⁾ | Rs = 30kΩ | - | 30 | - | pF | |
| i ₂ | HSECLK driving current | V_{DD} =3.3 V , V_{IN} = V_{SS} 30pF load | - | - | 1.1 | mA | |
| tsu(HSECLK)(4) | Startup time | V _{DD} is stabllized | 0.60 | 0.96 | 1.33 | ms | |

Table 23 HSECLK 4~16 MHz Oscillator Characteristics (1)(2)

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. It is derived from a comprehensive evaluation and is not tested in production.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- 4. tsu(HSECLK) is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Crystal/ceramic resonators generate low speed external clocks

The low-speed external(LSECLK) clock can be supplied with a 32.768 KHz crystal\ceramic resonator oscillator. All information given in this section are based on characterization results obtained with typical external components specified in *Table 24*. In the application, the resonator and the load capacitors have to be placed as closed as possible to the oscillator pins in order to minimize output distortion and startup stabilization time.



For detailed parameters (frequency, package, accuracy, etc.) of the crystal resonator, please consult the corresponding manufacturer.

Table 24 LSECLK oscillator characteristics (f_{LSECLK} = 32.768 kHz)

| | | | (| | , | |
|-----------------------------|--|---|------------------|------------------|------------------|------|
| Symbol | Parameters | Conditions | Minimum Value | Typical Value | Maximum Value | Unit |
| f _{OSF_IN} | Oscillator Frequency: | - | - | 32.768 | - | KHz |
| RF | Feedback Resistance | - | - | 7 | - | ΜΩ |
| С | Recommended load capacitance versus equivalent serial resistance of the crystal (RS)(3 | R _S = 30kΩ | | | 15 | pF |
| i ₂ | LSECLK driving current | V _{DD} =3.3V , V _{IN} =V _{SS} | | | 1.4 | μΑ |
| $t_{\text{SU(LSECLK)}}$ (4) | | T _A =105°C or 25°C , V _{DD} = 2-3.6V | 0.62 | 1.32 | 2.02 | |
| | Startup time | T _A =25°C , V _{DD} =3.3V | 0.47 | 1.17 | 1.86 | S |
| | | T _A =-40°C , V _{DD} =3.3V | 0.32 | 4.32 | 8.32 | |

- (1) It is derived from a comprehensive evaluation and is not tested in production.
- (2) Refer to the note and caution paragraphs below the table.
- (3) tsu(LSECLK) is the starting time, which is measured from the software enabled LSECLK until a stable oscillation of 32.768kHz is obtained. This value is measured using a standard crystal resonator and may vary widely from crystal manufacturer to crystal manufacturer.

Note: For C_{L1} and C_{L2}, it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Table 23).

 C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance CL has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C$ stray where Cstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution: To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $CL \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

8.3.5 Internal Clock Source Characteristics

High Speed Internal (HSICLK) RC Oscillator Test

Table 25 HSICLK Oscillator Features⁽¹⁾

| Symbol | Parameters | Conditions | | Minimum Value | Typical Value | Maximu m Value | Unit |
|---------------|----------------------------|--------------------|---------------------------------|------------------|------------------|-------------------|------|
| fHSICLK | Frequency | | - | - | 8 | - | MHz |
| ACCHSI CLK | HSICLK oscillator accuracy | Factory calibrated | T_A =-25°C V_{DD} = 3.3V | -1 | - | +1 | % |



| | | | T _A =-40~105°C | 2.76 | | 2.2 | ٥, |
|-------------|--------------------------------|------------------------|-----------------------------|-------|---|------|----|
| | | | V _{DD} = 3.3V | -2.76 | - | 2.3 | % |
| | | | T _A =-40~105°C | 2.76 | | 2.45 | 0/ |
| | | | $V_{DD} = 2-3.6V$ | -2.76 | - | 2.45 | % |
| tsu(HSICLK) | HSICLK oscillator startup time | V _{DD} = 3.3\ | √ T _A =-40~105°C | 1.68 | - | 1.78 | μs |

^{1.} It is derived from a comprehensive evaluation and is not tested in production.

Low Speed Internal (LSICLK) Oscillator Test

Table 26 LSICLK Oscillator Characteristics (1)

| Symbol | Parameters | Minimum Value | Typical Value | Maximum Value | Unit |
|---------------------|--|------------------|------------------|------------------|------|
| f _{LSICLK} | Frequency (V _{DD} = 2-3.6V , T _A = -40~105°C) | 30 | 41.50 | 60 | KHz |
| tsu(LSICLK) | LSICLK oscillator startup time (V _{DD} = 3.3V , T _A = -40~105°C) | - | - | 43.33 | μs |

^{1.} It is derived from a comprehensive evaluation and is not tested in production.

Wake Up Time from Low-power Mode

The time values in the table are measured during the wake phase by an 8MHz HSICLK oscillator as the wake clock source. The clock source used when waking up is determined by the current operating mode:

- Stop or standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock set before entering Sleep mode

Table 27 Wake Up time in Low-power Mode

| | · | | |
|-------------------------|---|-------|------|
| Symbol | Parameter | | Unit |
| twusleep ⁽¹⁾ | Wake up from Sleep mode | 1.78 | μs |
| , (1) | Wake up from Stop mode (regulator in run mode) | 2.55 | |
| twustop ⁽¹⁾ | Wakeup from Stop mode (regulator in low-power mode) | 4.28 | μs |
| twustdby ⁽¹⁾ | Wakeup from Standby mode | 26.55 | μs |

^{1.}The wakeup times are measured from the wakeup event to the point in which the user application code reads the first instruction.

8.3.6 PLL Characteristics



Table 28 PLL Characteristics

| Symbol | Parameters | Minimu m Value | Typical Value | Maximu m Value | Unit |
|----------------------|--|-------------------|------------------|-------------------|------|
| | PLL Input clock ⁽²⁾ | 1 | 8 | 25 | MHz |
| f _{PLL_IN} | PLLInput Clock Duty Cycle | 40 | ı | 60 | % |
| f _{PLL_OUT} | PLL multiplier output clock $(V_{DD} = 3.3V , T_A = -40 \sim 105 ^{\circ}C)$ | 2 | - | 96 | MHz |
| tLOCK | PLL lock time | | | 112.21 | μs |

- 1. It is derived from a comprehensive evaluation and is not tested in production.
- 2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

8.3.7 **Memory Characteristics**

FLASH Memory

Table 29 FLASH Memory Characteristics (1)

| Symbol | Parameters | Conditions | Minimum Value | Typical Value | Maximum Value | Unit |
|--------------------|-------------------------------|--|------------------|------------------|------------------|------|
| t _{prog} | 16-bit programming time | $T_A = -40 \sim 105$ °C $V_{DD} = 2.4 \sim 3.6$ V | 33.7 | 37.1 | 40.5 | μs |
| t _{ERASE} | Page (1K bytes) erase time | $T_A = -40 \sim 105$ °C $V_{DD} = 2.4 \sim 3.6$ V | 3.50 | 3.11 | 3.50 | ms |
| t _{ME} | Mass erase time | $T_A = 25$ °C $V_{DD}=3.3$ V | 25.4 | 26.5 | 27.7 | ms |
| V _{prog} | Programming voltage | T _A = -40~105°C | 2.0 | 3.3 | 3.6 | V |

^{1.} It is derived from a comprehensive evaluation and is not tested in production.

8.3.8 EMC Characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.



 FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

Device reset allows normal operation to resume.

The test results are shown in Table 30.

Table 30 EMS Characteristics

| Symbol | Parameters | Conditions | Level |
|------------|---|--|-------|
| | Voltage limits to be applied on any I/O pin | V _{DD} = 3.3 V, LQFP144, | |
| V_{FESD} | Voltage limits to be applied on any I/O pin to induce a functional disturbance. | T _A = +25 °C, f _{HCLK} = 72 MHz, | 2A |
| | to induce a functional disturbance. | conforms to IEC 61000-4-2 | |
| | Fast transient voltage burst limits to be | V _{DD} = 3.3 V, LQFP144, | |
| V_{EFTB} | applied through 100 pF on V _{DD} and Vss | T _A = +25 °C, f _{HCLK} = 72 MHz, | 3A |
| | pins to induce a functional disturbance. | conforms to IEC 61000-4-4 | |

Designing hardened software to avoid noise problems

EMC characterization and optimization at component level were performed using typical application environments and simplified MCU software. It is important to note that good EMC performance is highly dependent on user applications, especially software.

Therefore, it is recommended that users implement EMC optimization for their software and conduct EMC-related certification testing.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with SAE J1752/3 standard which specifies the test board and the pin loading.



Table 31 EMI Characteristics

| Symbol | Parameters | Conditions | Detection frequency band | | m value .K/f _{HCLK}) 8/72 MHz | Unit |
|-----------|------------|---|--------------------------|------|---|------|
| | | $V_{DD} = 3.3V$, $T_A =$ 25 °C, LQFP144 package compliant with SAE J1752/3 | 30~130 MHz | PASS | PASS | |
| SEMI Peak | Peak | | 130 MHz ~1GHz | PASS | PASS | dΒμV |

8.3.9 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 32 ESD Absolute maximum ratings

| Symbol | Parameter | Conditions | Maximum Value | Unit |
|-----------------------|---------------------------------|---------------------------|------------------|------|
| V | Electrostatic discharge voltage | T _A = +25 °C, | 4000 | |
| V _{ESD(HBM)} | (human body model) | conforming to JESD22-A114 | 4000 | \/ |
| .,, | Electrostatic discharge voltage | T _A = +25 °C, | 2000 | V |
| V _{ESD(CDM)} | (charging device model) | conforming to JESD22-C101 | 2000 | |

Static latch-up

Two complementary static bolt-lock tests are required on 6 samples to evaluate the bolt-lock performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 33 Static latch-up⁽¹⁾

| Symbol | Parameter | Conditions | Туре |
|--------|------------------|-------------------------------|----------|
| 111 | Static latch-up | T _A = +25 °C/105°C | ±200mA |
| LO | Static lateri-up | conforming to EIA/JESD78E | £200IIIA |



(1) the sample data is measured by other testing institutions, and no testing is conducted in production.

8.3.10 I/O Port Characteristics

Input/Output Static Characteristics

Table 34 I/O Static Characteristics (Test conditions V_{DD} = 2.7-3.6V, T_A = -40 ~ 105 ° C)

| Symbol | Parameters | Conditions | Minimum Value | Typical Value | Maximum Value | Unit |
|------------------|--|---|--------------------|------------------|----------------------|------|
| V _{IL} | Low level input voltage | | -0.5 | - | 0.8 | |
| V | Standard I/O pin input high level voltage | TTL port | 2 | | V _{DD} +0.5 | |
| V _{IH} | FT I/O pin ⁽¹⁾ , input high level voltage | | 2 | | 5.5 | V |
| V _{IL} | Input low level voltage | 01100 | -0.5 | | 0.3V _{DD} | |
| VIH | Input high level voltage | CMOS port | 0.7V _{DD} | | V _{DD} +0.5 | |
| ., | Standard I/O Schmitt trigger voltage hysteresis ⁽²⁾) | | 150 | | | mV |
| V _{hys} | I/OFT Schmitt trigger voltage hysteresis ⁽²⁾ | | 5% V _{DD} | | | mV |
| L | limit la la va a umant (3) | $V_{SS} \le V_{IN} \le V_{DD}$ Standard I/O port | | | ±1 | |
| lıkg | Input leakage current ⁽³⁾ | V _{IN} = 5V , I/O FT | | | 1 | μΑ |
| R _{PU} | Weak pull-up equivalent resistance ⁽⁴⁾ | V _{IN} = V _{SS} | 32 | 40 | 49 | kΩ |
| R _{PD} | Weak pull-down equivalent resistance ⁽⁴⁾ | $V_{IN} = V_{DD}$ | 32 | 40 | 49 | kΩ |
| CIO | I/O pin capacitance | | | 5 | | pF |

^{1.} FT = 5V tolerant. In order to sustain a voltage higher than VDD+0.3 the internal pull-up/pull-down resistors must be disabled.

Output Driving Current Test

The GPIO (General Purpose Input/Output Port) can sink or output up to ±8mA, and can sink up to ±20mA (V_{OL}/V_{OH} reduction). In user applications, the number of I/Os capable of driving current must be limited so that the current consumed cannot exceed the absolute maximum rating:

^{2.} Hysteresis voltage between Schmitt trigger switching levels. It is derived from a comprehensive evaluation and is not tested in production.

^{3.} Leakage could be higher than max. if negative current is injected on adjacent pins.

^{4.} Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS.



- The sum of the currents sourced by all the I/Os on VDD plus the maximum Run consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating IVDD.
- The sum of the currents sunk by all the I/O on Vss, plus the maximum Run consumption of the MCU sunk on Vss, cannot exceed the absolute maximum rating Ivss.

Output Voltage Test

Table 35 Output Voltage Characteristics (test conditions $V_{CC}=2.7-3.6V$, $T_A = -40\sim105^{\circ}C$)

| Symbol | Parameters | Conditions | Minimu m Value | Maxim um Value | Unit |
|-----------------------------------|---|---|-----------------------|----------------------|------|
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at same time | TTI | - | 0.4 | |
| V _{OH} ⁽²⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at same time | TTL port, I _{IO} = +8mA 2.7V < V _{DD} < 3.6V | V _{DD} - 0.4 | - | V |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at same time | 01100 | - | 0.4 | |
| V _{OH} ⁽²⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at same time | CMOS port, I_{IO} = +8mA $=$ 2.7V < V_{DD} < 3.6V | 2.4 | 1 | V |
| VoL ⁽¹⁾⁽³⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at same time | | - | 1.3 | |
| V _{OH} ⁽²⁾⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at same time | $I_{IO} = +20$ mA 2.7V < V _{DD} < 3.6V | V _{DD} - | - | V |

- 1. The IIO current sunk by the device must always respect the absolute maximum rating specified in, and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
- 2. The IIO current sourced by the device must always respect the absolute maximum rating specified in, and the sum of IIO (I/O ports and control pins) must not exceed IVDD.
- 3. It is derived from a comprehensive evaluation and is not tested in production.

Input and Output AC Features $(T_A = 25^{\circ}C)$

Table 36 I/O AC Characteristics

| MODEx[1:0] Configuration | Symbol | Parameters | Conditions | Minimum value | Maximum value | Unit |
|--------------------------|-------------------------|-------------------------------------|--|------------------|-------------------|------|
| 10 | f _{max(IO)out} | Maximum frequency ⁽²⁾ | C _L = 50 pF, V _{DD} = 2~3.6V | | 2 | MHz |
| (2MHz) | t _{f(IO)out} | Output high to low fall time | C _L = 50 pF, V _{DD} = 2~3.6V | | 50 ⁽³⁾ | ns |



| | t _{r (IO)out} | Output low to high rise time | | 50(3) | |
|---------------|-------------------------|-------------------------------------|---|-------------------|-----|
| | f _{max(IO)out} | Maximum frequency ⁽²⁾ | C _L = 50 pF, V _{DD} = 2~3.6V | 10 | MHz |
| 01 (10MHz) | t _{f(IO)out} | Output high to low fall time | 0 50 5 7 0 0 0 0 | 24 ⁽³⁾ | |
| | t _r (IO)out | Output low to high rise time | $C_L = 50 \text{ pF}, V_{DD} = 2 \sim 3.6 \text{V}$ | 23 | ns |
| | f _{max(IO)out} | Maximum frequency ⁽²⁾ | $C_L = 30 \text{ pF}, V_{DD} = 2.7 \sim 3.6 \text{V}$ | 48 | MHz |
| 11 (50MHz) | t _{f(IO)out} | Output high to low fall time | C _L = 30 pF, V _{DD} = | 7 ⁽³⁾ | |
| | t _r (IO)out | Output low to high rise time | 2.7~3.6V | 5(3) | ns |

- 1. The I/O speed can be configured by MODEx[1:0].
- 2. The maximum frequency is defined in the figure below.
- 3. It is guaranteed by design and is not tested n production.




Figure 11 I/O AC Characteristics Definition

8.3.11 NRST Pins Characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, Rpu.

| Table 37 | NRST Pin Characteristics | Test condition | Vcc=3.3V. | $T_A = -40 \sim 105^{\circ}C$ |
|----------|--------------------------|----------------|-----------|-------------------------------|
| | | | | |

| Symbol | Parameters | Conditions | Minimu m Value | Typical Value | Maxim um Value | Unit |
|--------------------------|-------------------------------|------------|----------------------|------------------|----------------------|------|
| VIL(NRST) ⁽¹⁾ | NRST Input low level voltage | - | -0.5 | | 0.8 | |
| VIH(NRST) ⁽¹⁾ | NRST Input high level voltage | - | 2 | - | V _{DD} +0.5 | V |



| V _{hys} (NRST) | NRST Schmitt trigger voltage hysteresis | - | 270 | 300 | 340 | mV |
|-------------------------|--|-----------|-----|-----|-----|----|
| R _{PU} | Weak pull-up equivalent resistance ⁽²⁾ | VIN = VSS | 30 | 40 | 53 | kΩ |

^{1.} It is guaranteed by design, and is not tested in production.

8.3.12 Communication Interface

I²C Interface Characteristics

Table 38 I²C Interface Characteristics (Test conditions V_{DD}=3.3V, T_A = 25°C)

| | | Standa | rd I ² C ⁽¹⁾ | Fast I | ² C ⁽¹⁾ (2) | |
|----------------------|---|------------------|------------------------------------|------------------|-----------------------------------|------|
| Symbol | Parameters | Minimum Value | Maximum Value | Minimum Value | Maximum Value | Unit |
| t _{w(SCLL)} | SCL clock low time | 4.88 | - | 1.77 | - | |
| tw(SCLH) | SCL clock high time | 5.10 | | 0.717 | - | μs |
| t _{su(SDA)} | SDA setup time | 1080 | | 1000 | - | |
| t _{h(SDA)} | SDA hold time | 0 (3) | 451.85 | 0 (4) | 457.77 (3) | |
| t _{r(SDA)} | Rise time for SDA and SCL | - | 381.625 | - | 389.563 | ns |
| t _{f(SDA)} | Fall time for SDA and SCL | - | 4.33 | - | 3.79 | |
| t _{h(STA)} | Start condition hold time | 4.94 | - | 0.822 | - | |
| tsu(STA) | Repeated start condition setup time | 4.99 | - | 0.8124 | - | μs |
| t _{su(STO)} | Stop condition setup time | 4.92 | - | 0.81 | - | μs |
| tw(STO:STA) | Stop to Start condition time (bus free) | 5.36 | - | 2.06 | - | μs |

- (1) It is guaranteed by design, and is not tested in production.
- (2) For the bit to reach the maximum frequency of the standard mode I²C, f_{PCMU1} must be greater than 2MHz. To achieve the maximum frequency of fast mode I²C, f_{PCMU1} must be greater than 4MHz.
- (3) If you do not want to stretch the low time of the SCL signal, the maximum hold time of the start condition must be met.
- (4) The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region on the falling edge of SCL.

The pull-up resistor is implemented by a pure resistor in series with a switchable PMOS/NMOS transistor. The PMOS/NMOS switch has a small resistance.






Figure 12 IC Bus AC Waveform and Measurement Circuit (1)

1. Measured points are done at CMOS levels: 0.3 V_{DD} and 0.7 $V_{DD.}$

SPI Interface Characteristics

Table 39 SPI Characteristics (V_{DD} = 3.3V, T_A = 25°C)

| Symbol | Parameters | Conditions | Minimu m Value | Maximum Value | Unit |
|---|-------------------------------|--|----------------------|------------------|------|
| fsck | | Master mode | - | 18 | |
| 1/t _{c(SCK)} | SPI Clock Frequency | Slave Mode | - | 18 | MHz |
| t _{r(SCK)} | SPI clock rise and fall times | Load capacitance: C=30pF | - | 3.7 | ns |
| t _{su(NSS)} (2) | NSS setup time | Slave mode | 109.7 | - | ns |
| t _{h(NSS)} (2) | NSS hold time | Slave mode | 85.3 | - | ns |
| $t_{\text{w(SCKL)}}^{(2)}$ $t_{\text{w(SCKL)}}^{(2)}$ | SCK high and low time | Master mode f _{PCMU} = 36MHz , presc=4 | 53.9 | 57.2 | ns |
| t _{su(MI)} ⁽²⁾ | 5 | Master mode | 9.1 | - | |
| t _{su(SI)} ⁽²⁾ | Data input setup time | Slave mode | 19.0 | - | ns |
| t _{h(MI)} ⁽²⁾ | | Master Mode | 30.0 | - | |
| t _{h(SI)} (2) | Data input hold time | Slave Mode | 21.6 | - | ns |
| ta(SO) ⁽²⁾⁽³⁾ | Data output access time | Slave mode, f _{PCLK} = 20MHz | 6.6 | 10.1 | ns |
| t _{dis(SO)} (2)(4 | Data output disable time | Slave mode | 6.6 | - | ns |



| Symbol | Parameters | Conditions | Minimu m Value | Maximum Value | Unit |
|--------------------------------------|------------------------|---------------------------------|----------------------|------------------|------|
| t _{v(SO)} ⁽²⁾⁽¹⁾ | Data output valid time | Slave mode (after enable edge) | | 15.4 | ns |
| t _{v(MO)} ⁽²⁾⁽¹⁾ | Data output valid time | Master mode (after enable edge) | | 15.4 | ns |
| t _{h(SO)} (2) | 5 | Slave mode (after enable edge) | 7.17 | - | |
| t _{h(MO)} ⁽²⁾ | Data output hold time | Master mode (after enable edge) | 7.03 | - | ns |

- 1. The remapped SPI1 characteristics needs further determination.
- 2. It is derived from calculation and is not tested in production.
- 3. The minimum value represents the minimum time to drive the output, and the maximum value represents the maximum time to validate the data.
- 4. The minimum value represents the minimum time to invalidate the output, and the maximum value represents the maximum time to place the data in Hi-Z.




Figure 13 SPI Timing Diagram - Slave Mode and CPHA=0






Figure 14 SPI Timing Diagram - Slave Mode and CPHA=1⁽¹⁾

1. The measured points are done at CMOS levels: 0.3 V_{DD} and 0.7 $V_{DD.}$




Figure 15 SPI Timing Diagram - Master Mode⁽³⁾

1. The measured points are done at CMOS levels: 0.3 $\ensuremath{\text{V}_{\text{DD}}}$ and 0.7 $\ensuremath{\text{V}_{\text{DD}}}.$



USBD Interface Characteristics

Differentia I data V_{CRS} V_{SS} $V_{f} \rightarrow t_{f} \rightarrow t_{f}$

Figure 16 USBD Timings: Definition of Data Signal Rise and Fall Times

Table 40 USBD Full Speed Electrical Characteristics($V_{DD} = 3.0 \sim 3.6 V$, $T_A = 25 °C$)

| Symbol | Parameter | Conditions | Minimum Value (1) | Maximum Value (1) | Unit |
|--|---------------------------------|---|-------------------|-------------------|------|
| | | Input levels | value (· / | value (· / | |
| V _{DD} USBD operating voltage (2) | | - | 3.0 (3) | 3.6 | V |
| V _{DI} (4) | Differential input sensitivity | I (USBDP , USBDM) | 0.2 | - | |
| V _{CM} ⁽⁴⁾ | Differential common mode range | Include V _{Dl} range | 0.8 | 2.5 | V |
| V _{SE} ⁽⁴⁾ | Single ended receiver threshold | - | 1.3 | 2.0 | |
| | Output levels | | | | |
| VoL | Static output level low | R _L of 1.5kΩto 3.6V ⁽⁵⁾ | - | 0.3 | V |
| Vон | Static output level | R _L of 1.5kΩto Vss ⁽⁵⁾ | 2.8 | 3.6 | V |

- 1. All the voltages are measured from the local ground potential.
- 2. In order to be compatible with USB2.0 full-speed electrical specification, USBDP (D +) pin must be pulled up with a 1.5 k Ω resistor connected to the voltage from 3.0 V to 3.6 V.
- 3. The function of APM32F103xDxE is ensured down to 2.7 V but not the electrical characteristics which are degraded in the 2.7-to-3.0 V voltage range.
- 4. Guaranteed by comprehensive evaluation and is not tested in production.
- 5. RL is the load connected on the USBD drivers.



8.3.13 **12-bit ADC Characteristics**

Table 41 ADC Characteristics (V_{DD} =2.4-3.6V, T_A =-40~105°C)

| Symbol | Parameters | Conditions | Minimum Value | Typical Value | Maximum Value | Unit |
|----------------------------------|--|--------------------------|------------------|------------------|-------------------------|--------------------|
| V_{DDA} | Power supply | - | 2.4 | - | 3.6 | V |
| V _{REF+} | Positive reference voltage | - | 2.4 | - | V _{DDA} | V |
| I _{VREF} | Current on V _{REF+} input pin | - | - | 260 | 484 | μA |
| f _{ADC} | ADC clock frequency | - | 0.6 | - | 14 | MHz |
| fs ⁽²⁾ | Sampling rate | - | 0.05 | - | 1 | MHz |
| V _{AIN} ⁽³⁾ | Conversion voltage range | - | 0 | - | V _{REF+} | V |
| R _{ADC} ⁽²⁾ | Sampling resistor | - | - | 1 | - | kΩ |
| C _{ADC} ⁽²⁾ | Sample and hold capacitor | - | - | 2 | - | Pf |
| | | f _{ADC} = 14MHz | | 5.9 | | μs |
| t _{CAL} | Calibration time | - | | 83 | | 1/f _{ADC} |
| | 2 | f _{ADC} = 14MHz | 0.107 | - | 17.1 | μs |
| ts ⁽²⁾ | Sampling time | - | 1.5 | - | 239.5 | 1/f _{ADC} |
| | Total conversion time | f _{ADC} = 14MHz | 1 | - | 18 | μs |
| t _{CONV} ⁽²⁾ | (including sampling time) | - | | for samplin | g + 12.5 for mation) | 1/f _{ADC} |

Equation 1: RAIN max formula

 $RAIN < Ts/f_{ADC}xC_{ADC}xIn(2^{N+2})-R_{ADC}$

 $f_{ADC} \! = \! 14 MHz, C_{ADC} \! = \! 2PF, R_{ADC} \! = \! k\Omega. \ For \ 0.25 LSB \ sampling \ error \ accuracy \ requirements, the relationship between \ T_S \ and \ R_{AIN} \ is \ shown \ in \ the following \ table:$

Table 42 Maximum R_{AIN} at f_{ADC}=14MHz (1)

| T _S (cycle) | t _Տ (μ s) | Maximum R_{AIN} ($k\Omega$) |
|--------------------------|-------------------------------|---------------------------------|
| 1.5 | 0.11 | 4.5 |
| 7.5 | 0.54 | 26.6 |
| 13.5 | 0.96 | 48.7 |
| 28.5 | 2.04 | 103.9 |
| 41.5 | 2.96 | 151.7 |
| 55.5 | 3.96 | 203.2 |



Table 43 ADC Accuracy

| Symbol | Parameter | Conditions | Typical value | Maximu m value ⁽³⁾ | Unit |
|--------|-----------------|--|---------------|----------------------------------|------|
| ET | Total error | | ±2.5 | ±5.5 | |
| Eo | Offset error | f _{PCLK2} = 56MHz, | ±2.1 | ±3.5 | |
| EG | Gain error | $f_{ADC} = 14MHz, R_{AIN} < 10k\Omega$ | ±2.0 | ±4 | |
| - FD | Differential | $V_{DDA} = 2.4 \sim 3.6 \text{V}, T_{A} = -40 \sim 105 ^{\circ}\text{C}$ | .4.5 | .0.5 | LSB |
| ED | linearity error | Measurement made after ADC | ±1.5 | ±2.5 | |
| FI | Integral | calibration | .4.0 | . 0 | |
| EL | linearity error | | ±1.8 | ±3 | |

- (1) ADC DC accuracy values are measured after internal calibration.
- (2) ADC Accuracy vs. Negative Injection Current: Injecting negative current on any standard analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
- (3) Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 5.3.12 does not affect the ADC accuracy.
- (4) Guaranteed by comprehensive evaluation and is not tested in production.

8.3.14 **DAC electrical specifications**


Figure 44 DAC Characteristics

| Symbol | Parameter | Conditions | Minimum Value | Typical Value | Maximum Value | Unit |
|-----------------------------------|-----------------------------------|---|------------------|------------------|------------------------|-------------|
| V_{DDA} | Analog supply voltage | - | 2.4 | - | 3.6 | V |
| V _{REF+} | Reference supply voltage | V _{REF} ₊must always be below VDDA | 2.4 | - | 3.6 | V |
| V _{SSA} | Ground | - | 0 | - | 0 | V |
| Resistive load with buffer ON | | - | 5 | - | | kΩ |
| C _{LOAD} Capacitive load | | Maximum capacitive load at DAC_OUT pin (when the buffer is ON). | - | - | 50 | pF |
| DAC_OUT min | Lower DAC_OUT voltage with buffer | It gives the maximum output excursion of the DAC. | 0.186 | 0.194 | 0.203 | > |
| DAC_OUT max | Higher output voltage with buffer | It corresponds to 12-bit input code (0x0E0) to (0xF1C) at VREF+ = 3.6 V and (0x155) and (0xEAB) at VREF+= 2.4 V | - | - | V _{REF+} -0.2 | ٧ |
| DAC_OUT min | Lower DAC_OUT voltage | It gives the maximum output | 0.308 | - | 272.36 | mV |



| Symbol | Parameter | Conditions | Minimum Value | Typical Value | Maximum Value | Unit |
|-----------------|------------------------------|--------------------------------|------------------|------------------|------------------|------|
| with buffer | | excursion of the DAC. | | | | |
| DAC OUT max | Higher DAC_OUT voltage | | 2.381 | - | 2.398 | mV |
| DAC_OUT Max | with buffer | | 2.301 | - | 2.390 | IIIV |
| | Differential non linearity | | | | | |
| DNL | Difference between two | DAC in 12-bit configuration | -2.38 | - | 1.72 | LSB |
| | consecutive code-1LSB) | | | | 1.72 | |
| | Integral non linearity | | | | | |
| | (difference between | | | | | |
| I _{NI} | measured value at Code i | DAC in 12-bit configuration | -6.58 | | 6.38 | LSB |
| INL | and the value at Code i on a | DAC III 12-bit configuration | | _ | 0.30 | LOD |
| | line drawn between Code 0 | | | | | |
| | and last Code 1023) | | | | | |
| | Offset error | | | | | |
| | (difference between | Given for the DAC in 12-bit at | | | | |
| Offset | measured value at Code | VREF+ = 3.6 | -6.60 | - | 9.13 | LSB |
| | (0x800) and the ideal value | VNEF# - 3.0 | | | | |
| | = VREF+/2) | | | | | |
| Gain error | Gain error | DAC in 12-bit configuration | -0.58 | - | 0.23 | % |

Figure 17 12-bit buffered/non-buffered DAC



The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

8.3.15 **Temperature Sensor Characteristics**

Table 45 Temperature Sensor Characteristics

| | Table 16 Temperature Concer Characteriotics | | | | |
|--------------------------|---|------------------|------------------|------------------|-------|
| Symbol | Parameters | Minimum Value | Typical Value | Maximum Value | Unit |
| Avg_Slope ⁽¹⁾ | Average slope (V _{DD} = 3.3V, T _A = -40~105°C) | 4.1 | 4.2 | 4.5 | mV/ºC |



| | V ₂₅ | Voltage at 25°C (V _{DD} =2.4-3.6V) | 1.32 | 1.41 | 1.5 | V |
|--|-----------------------------------|---|------|------|------|----|
| | t _{START} ⁽²⁾ | Setup time | 4 | ı | 10 | μs |
| | T _{S_temp} (2) (3) | ADC sampling time when reading the | _ | _ | 17.1 | μs |
| | | temperature | _ | _ | 17.1 | μο |


- 1. It is guaranteed by characteristics analysis, and is not tested in production.
- 2. It is guaranteed by design, and is not tested in production.
- 3. The shortest sampling time can be determined in the application by multiple iterations.




9 Packaging Information

9.1 LQFP144 Package Diagram

Figure 18 LQFP144 Package Diagram





- 1. Drawing is not to scale.
- 2. All pins should be soldered to the PCB.




Table 46 LQFP144 Package Data

| | DIMENSION LIST (FOOTPRINT: 2.00) | | | | | | |
|-----|-----------------------------------|--------------|-----------------|--|--|--|--|
| S/N | SYM | DIMENSIONS | REMARKS | | | | |
| 1 | Α | MAX. 1.600 | OVERALL HEIGHT | | | | |
| 2 | A2 | 1.400±0.050 | PKG THICKNESS | | | | |
| 3 | D | 22.000±0.200 | LEAD TIP TO TIP | | | | |
| 4 | D1 | 20.000±0.100 | PKG LENGTH | | | | |
| 5 | E | 22.000±0.200 | LEAD TIP TO TIP | | | | |
| 6 | E1 | 20.000±0.100 | PKG WDTH | | | | |
| 7 | L | 0.600±0.150 | FOOT LENGTH | | | | |
| 8 | L1 | 1.000 REF | LEAD LENGTH | | | | |
| 9 | е | 0.500 BASE | LEAD PITCH | | | | |
| 10 | H(REF) | (17.50) | CUM LEAD PITCH | | | | |
| 11 | b | 0.22±0.050 | LEAD WIDTH | | | | |

^{1.}dimensions in millimeters.


Figure 19 LQFP144-144 pins, 20 x 20mm recommended welding Layout



^{1.}dimensions in millimeters.




Figure 20 LQFP144-144 pin, 20 x20 mm package identification diagram






9.2 LQFP100 Package Diagram

Figure 21 LQFP100 Package Diagram





- 1. Drawing is not to scale.
- 2. All pins should be soldered to the PCB.




Table 47 LQFP100 Package Data

| | | | 3 | | | | | |
|-----|---------------------------------|---------------------------|-----------------|--|--|--|--|--|
| | DIMENSION LIST(FOOTPRINT: 2.00) | | | | | | | |
| S/N | SYM | DIMENDIONS | REMARKS | | | | | |
| 1 | А | MAX. 1.600 OVERALL HEIGHT | | | | | | |
| 2 | A2 | 1.400±0.050 | PKG THICKNESS | | | | | |
| 3 | D | 16.000±0.200 | LEAD TIP TO TIP | | | | | |
| 4 | D1 | 14.000±0.100 | PKG LENGTH | | | | | |
| 5 | Е | 16.000±0.200 | LEAD TIP TO TIP | | | | | |
| 6 | E1 | 14.000±0.100 | PKG WDTH | | | | | |
| 7 | L | 0.600±0.150 | FOOT LENGTH | | | | | |
| 8 | L1 | 1.000 REF | LEAD LENGTH | | | | | |
| 9 | е | 0.500 BASE | LEAD PITCH | | | | | |
| 10 | H(REF) | (12.00) | CUM LEAD PITCH | | | | | |
| 11 | b | 0.22±0.050 | LEAD WIDTH | | | | | |

^{1.}Dimensions in millimeters.


Figure 22 LQFP100 - 100 pin, 14 x 14mm recommended welding Layout



1.Dimensions in millimeters.





Figure 23 LQFP100 - 100 pin, 14 x 14mm package identification diagram



9.3 LQFP64 Package Diagram

Figure 24 LQFP64 Package Diagram







- 1. Drawing is not to scale.
- 2. All pins should be soldered to the PCB.


Table 48 LQFP64 Package Data

| | DIMENSION LIST(FOOTPRINT: 2.00) | | | | | | | |
|-----|---------------------------------|--------------|-----------------|--|--|--|--|--|
| S/N | SYM | DIMENDIONS | REMARKS | | | | | |
| 1 | А | MAX. 1.600 | OVERALL HEIGHT | | | | | |
| 2 | A2 | 1.400±0.050 | PKG THICKNESS | | | | | |
| 3 | D | 12.000±0.200 | LEAD TIP TO TIP | | | | | |
| 4 | D1 | 10.000±0.100 | PKG LENGTH | | | | | |
| 5 | E | 12.000±0.200 | LEAD TIP TO TIP | | | | | |
| 6 | E1 | 10.000±0.100 | PKG WDTH | | | | | |
| 7 | L | 0.600±0.150 | FOOT LENGTH | | | | | |
| 8 | L1 | 1.000 REF | LEAD LENGTH | | | | | |
| 9 | е | 0.500 BASE | LEAD PITCH | | | | | |
| 10 | H(REF) | (7.500) | CUM LEAD PITCH | | | | | |
| 11 | b | 0.22±0.050 | LEAD WIDTH | | | | | |

^{1.}Dimensions in millimeters.




Figure 25 LQFP64 - 64 pin, 10 x 10mm recommended welding Layout



1. Dimensions in millimeters.

Figure 26 LQFP64 - 64 pin, 10 x 10mm identification diagram





10 Ordering Information




Table 49 Ordering Information Table

| Order No. | FLASH(KB) | RAM(KB) | Package | SPQ | Temperature range | | |
|---|-----------|---------|---------|------|------------------------|--|--|
| 101100000000000000000000000000000000000 | 00.1 | 0.4 | | 1000 | Industrial level -40°C | | |
| APM32F103RDT6-R | 384 | 64 | LQFP64 | 1000 | ~85℃ | | |
| ADM005400DDT0 | 004 | 0.4 | 1.05504 | 4000 | Industrial level -40°C | | |
| APM32F103RDT6 | 384 | 64 | LQFP64 | 1600 | ~85°C | | |
| APM32F103RET6-R | 512 | 128 | LQFP64 | 1000 | Industrial level -40°C | | |




| Order No. | Order No. FLASH(KB) | | Package | SPQ | Temperature range |
|---------------|----------------------------------|-----|------------------------------|------|---------------------------------|
| | | | | | ~85°C |
| APM32F103RET6 | 512 | 128 | LQFP64 | 1600 | Industrial level -40°C ∼85°C |
| APM32F103VDT6 | 384 | 64 | LQFP100 | 900 | Industrial level -40°C ~85°C |
| APM32F103VET6 | 512 | 128 | LQFP100 | 900 | Industrial level -40°C ∼85°C |
| APM32F103ZDT6 | APM32F103ZDT6 384 64 LQFP144 600 | | Industrial level -40°C ~85°C | | |
| APM32F103ZET6 | 512 | 128 | LQFP144 | 600 | Industrial level -40°C ~85°C |

^{1.} SPQ= Minimum Packaging Quantity




11 Package Information

Figure 27 Specification drawing of ribbon packaging



Quadrant Assignments for PIN1 Orientation in Tape










Table 50 Strip Packaging Parameter Specification

| Device | Package | Pins | SPQ | Reel Diameter | A0 | В0 | K0 | W | Pin1 |
|---------------|---------|--------|------|---------------|-------|-------|------|------|----------|
| Device | Туре | 1 1113 | | (mm) | (mm) | (mm) | (mm) | (mm) | Quadrant |
| APM32F103RET6 | LQFP | 64 | 1000 | 330 | 12.35 | 12.35 | 2.2 | 24 | Q1 |
| APM32F103RDT6 | LQFP | 64 | 1000 | 330 | 12.35 | 12.35 | 2.2 | 24 | Q1 |


Figure 28 Schematic diagram of pallet packing



Tray Dimensions







All photos are for reference only, appearance is subject to the product.

Table 51 Pallet packing parameters specification sheet

| Device | Package Type | Pins | SPQ | X- Dimension (mm) | Y-Dimension (mm) | X-Pitch (mm) | Y-Pitch (mm) | Tray Length (mm) | Tray Width (mm) |
|---------------|-----------------|------|------|-------------------------|---------------------|-----------------|-----------------|------------------------|-----------------------|
| APM32F103ZET6 | LQFP | 144 | 600 | 22.06 | 22.06 | 25.4 | 25.2 | 322.6 | 135.9 |
| APM32F103ZDT6 | LQFP | 144 | 600 | 22.06 | 22.06 | 25.4 | 25.2 | 322.6 | 135.9 |
| APM32E103VET6 | LQFP | 100 | 900 | 16.6 | 16.6 | 20.3 | 21 | 322.6 | 135.9 |
| APM32F103VET7 | LQFP | 100 | 900 | 16.6 | 16.6 | 20.3 | 21 | 322.6 | 135.9 |
| APM32E103VDT6 | LQFP | 100 | 900 | 16.6 | 16.6 | 20.3 | 21 | 322.6 | 135.9 |
| APM32F103RET6 | LQFP | 64 | 1600 | 12.3 | 12.3 | 15.2 | 15.7 | 322.6 | 135.9 |
| APM32F103RDT6 | LQFP | 64 | 1600 | 12.3 | 12.3 | 15.2 | 15.7 | 322.6 | 135.9 |



12 Commonly Used Function Module Denomination

Table 52 Commonly Used Function Module Denomination

| Commonly Used Function Module Denomination | | | | | |
|---|--------------|--|--|--|--|
| Module function | Abbreviation | | | | |
| Reset management unit | RMU | | | | |
| Clock management unit | CMU | | | | |
| Reset and Clock management unit | RCM | | | | |
| External Interrupt | EINT | | | | |
| General Purpose IO | GPIO | | | | |
| Alternate Function IO | AFIO | | | | |
| Wakeup controller | WUPT | | | | |
| Buzzer | BUZZER | | | | |
| Independent watchdog timer | IWDT | | | | |
| Window watchdog timer | WWDT | | | | |
| Timer | TMR | | | | |
| CRC Controller | CRC | | | | |
| Power management unit | PMU | | | | |
| The banked register | BAKPR | | | | |
| DMA Controller | DMA | | | | |
| analog-digital converter | ADC | | | | |
| digital-analog converter | DAC | | | | |
| Real-time clock | RTC | | | | |
| External storage controller | EMMC | | | | |
| SDIO Interface | SDIO | | | | |
| USBD Device Controller | USBD | | | | |
| Controller Local Area Network | CAN | | | | |
| USBD OTG | OTG | | | | |
| Ethernet | ETH | | | | |
| I2CcInterface | I2C | | | | |
| Serial Peripheral Interface | SPI | | | | |
| Universal Asynchronous Receiver / Transmitter | UART | | | | |
| Universal Asynchronous/Synchronous Receiver / Transmitter | USART | | | | |
| Flash memory interface control unit | FMC | | | | |



13 Reversion History

Table 53 Document Reversion History

| Date | Version | Changes |
|------------|---------|--|
| 2020.02.xx | 1.0.0 | Initial release |
| 2020.03.05 | 1.0.1 | Note that only 144pin supports SDRAM |
| 2020.03.27 | 1.1.0 | Correct PF11 pin, PF12 pin |
| 2020.5.28 | 1.2.0 | Correct clerical errors in pin and EMC test reference standards |
| 2020.6.22 | 1.3.0 | Whole product characteristics, system block diagram, clock tree, storage map, power supply scheme |
| 2020.7.6 | 1.3.1 | Modify the cover format, modify the SPI feature comment (1) |
| 2020.9.10 | 1.4 | (1) Modify the electrical characteristic data (2) Modify "order code" in "order information list", add "minimum package number", "Flash capacity description", and modify the naming rules of "order information" (3) Modify the function description information in GPIO and add DMC related IO description (4) Adjust the chapter structure (5) Supplement the description of algorithms supported in the section "FPU" (1) Delete the content of APM32F103XC as required (2) Modify APM32F103xCxDxE-APM32F103xDxE,HXT-HSECLK,LXT- |
| 2021.4.23 | 1.5 | LSECLK,HIRC-HSICLK,LIRC-LSICLK,USB-USBD (1) Add APM32F103VET7 model to the packaging information (2) Modify the packaging logo, front cover, back cover and header |
| 2021.8.25 | 1.6 | (1) Modify the table 32 VESD (CDM) as the electrostatic discharge voltage (charging equipment model) (2) Modify the product features in the profile number 1 (originally to 2) (3) Add USBD2 and profile for the common pin, cannot be used at the same time. (4) Modify the NVIC may block channel number is 65 (5) Modifying the clock tree |

Geehy Semiconductor Co.,Ltd.