

Datasheet

APM32F405xG APM32F407xExG

Arm® Cortex® -M4 core-based 32-bit MCU

Version: V1.2



1 Product Characteristics

Core

- 32-bit Arm® Cortex®-M4 core with FPU
- Up to 168MHz working frequency

Memory and interface

- Flash: The capacity is up to 1MB
- SRAM: System (192KB) + backup (4KB)
- EMMC: Support CF card, SRAM, PSRAM, SDRAM, NOR and NAND memories

Clock

- HSECLK: 4~26MHz external crystal/ceramic oscillator supported
- LSECLK: 32.768KHz crystal/ceramic oscillator supported
- HSICLK: 16MHz RC oscillator calibrated by factory
- LSICLK: 28KHz RC oscillator supported
- PLL1: Phase locked loop; output frequency is configured by four parameters
- PLL2: Phase locked loop specially used to provide clock signals to I2S; output frequency is configured by three parameters

Reset and power management

- V_{DD} range: 1.8∼3.6V
- V_{DDA} range: $1.8\sim3.6V$
- V_{BAT} range of backup domain power supply: 1.65V \sim 3.6V
- Power-on/power-down/brown-out reset (POR/PDR/BOR) supported
- Programmable power supply voltage detector (PVD) supported

Low-power mode

 Sleep, stop and standby modes supported

DMA

 Two DMA; each DMA has 8 data streams, 16 in total

Debugging interface

- JTAG
- SWD

I/O

- Up to 140 I/O
- All I/O can be mapped to external interrupt vector
- Up to 138 FT input I/O

Communication peripherals

- 4 USART, 2 UART, supporting ISO7816, LIN and IrDA functions
- 3 I2C, supporting SMBus/PMBus
- 3 SPI (2 reusable I2S)
- 2 CAN
- 3 USB OTG controllers
- 1 SDIO interface

Analog peripherals

- 3 12-bit ADCs
- 2 12-bit DACs

Timer

- 2 16-bit advanced timers TMR1/8 that can provide 7-channel PWM output, support dead zone generation and braking input functions
- 2 32-bit general-purpose timers TMR2/5, each with up to 4 independent channels to support input capture, output comparison, PWM, pulse count and other functions
- 8 16-bit general-purpose timers TMR/3/4/9/10/11/12/13/14, each with up to 2 independent channels to support input capture, output comparison, PWM, pulse count and other functions
- 2 16-bit basic timers TMR6/7
- 2 watchdog timers: one independent watchdog IWDT and one window watchdog WWDT
- 1 24-bit autodecrement SysTick Timer

RTC

- Support calendar function
- Alarm and regular wake-up from stop/standby mode

CRC computing unit

96-bit unique device ID



Contents

1	Product Characteristics	1
2	Product Information	6
3	Pin Information	7
3.1	Pin distribution	7
3.2	Pin function description	10
3.3	GPIO Multiplexing Function Configuration	28
4	Function Description	51
4.1	System architecture	52
4.1.1	System block diagram	52
4.1.2	Address mapping	53
4.1.3	Startup configuration	54
4.2	Core	54
4.3	Interrupt controller	54
4.3.1	Nested Vector Interrupt Controller (NVIC)	54
4.3.2	External Interrupt/Event Controller (EINT)	54
4.4	On-chip memory	54
4.4.1	Configurable external memory controller (EMMC)	55
4.4.2	LCD parallel interface (LCD)	55
4.5	Clock	55
4.5.1	Clock tree	55
4.5.2	Clock source	56
4.5.3	System clock	57
4.5.4	Bus clock	57
4.5.5	Phase locked loop	57
4.6	Power and power management	57
4.6.1	Power supply scheme	57
4.6.2	Voltage regulator	57
4.6.3	Power supply voltage monitor	58



4.7	Low-power mode	58
4.8	DMA	58
4.9	GPIO	59
4.10	Communication peripherals	59
4.10.1	USART/UART	59
4.10.2	PI2C	59
4.10.3	SPI/I2S	60
4.10.4	CAN	60
4.10.5	USB_OTG	60
4.10.6	Ethernet	60
4.10.7	'SDIO	60
4.11	Analog peripherals	61
4.11.1	ADC	61
4.11.2	DAC	61
4.12	Timer	61
4.13	RTC	63
4.13.1	Backup domain	63
4.14	RNG	63
4.15	DCI	63
4.16	CRC	64
5	Electrical Characteristics	64
5.1	Test conditions of electrical characteristics	64
5.1.1	Maximum and minimum values	64
5.1.2	Typical value	64
5.1.3	Typical curve	64
5.1.4	Power supply scheme	65
5.1.5	Load capacitance	66
5.2	Test under general operating conditions	66
5.3	Absolute maximum ratings	67
5.3.1	Maximum temperature characteristics	67



5.3.2	Maximum rated voltage characteristics	67
5.3.3	Maximum rated current characteristics	67
5.3.4	Electro-static discharge (ESD)	68
5.3.5	Static latch-up (LU)	68
5.4	On-chip memory	68
5.4.1	Flash characteristics	68
5.5	Clock	69
5.5.1	Characteristics of external clock source	69
5.5.2	Characteristics of internal clock source	70
5.5.3	PLL Characteristics	71
5.6	Reset and power management	71
5.6.1	Test of Embedded Reset and Power Control Module Characteristics	71
5.7	Power consumption	73
5.7.1	Power consumption test environment	73
5.7.2	Power consumption in run mode	74
5.7.3	Power consumption in sleep mode	77
5.7.4	Power consumption in stop mode	78
5.7.5	Power consumption in standby mode	78
5.7.6	Peripheral power consumption	79
5.7.7	Backup Domain Power Consumption	81
5.8	Wake-up time in low-power mode	81
5.9	I/O port characteristics	82
5.10	NRST pin characteristics	84
5.11	Communication peripherals	85
5.11.1	I2C peripheral characteristics	85
5.11.2	SPI peripheral characteristics	86
5.12	Analog peripherals	88
5.12.1	ADC	88
5.12.2	DAC	89
6	Packago Information	Q1



10	Version History	107
9	Commonly Used Function Module Denomination	. 106
8	Ordering Information	. 105
7.2	Tray packaging	. 103
7.1	Reel packaging	. 102
7	Packaging Information	. 102
6.4	LQFP64 package information	99
6.3	LQFP100 package information	96
6.2	LQFP144 package information	93
6.1	LQFP176 package information	91



2 Product Information

See the following table for APM32F405xG 407xExG product functions and peripheral configuration.

Table 1 Functions and Peripherals of APM32F405xG 407xExG Series Chips

Pi					2F407		J/ ALAO			APM32F405		
N	Model	RET6	RGT6	VET6	VGT6	ZET6	ZGT6	IET6	IGT6	RGT6	VGT6	ZGT6
Pa	ackage	LQF	P64	LQFI	P100	LQF	P144	LQFP	176	LQFP64	LQFP100	LQFP144
Core and maximu	um working frequency		Arm® 32-bit Cortex®-M4@168MHz									
Worki	ng voltage		1.8~3.6V									
Fla	ash(KB)	512	512 1024 512 1024 512 1024 512 1024 1						1024			
System + backup SRAM(KB)			192+4									
,	SMC	()				1			0	,	1
	DMC			C)			1			0	
G	GPIOs	5	51	8	2	1	14	140)	51	82	114
	USART/UART							4/2				
	SPI/I2S							3/2				
	I2C							3				
Communication	OTG_FS							1				
interface	OTG_HS							2				
	CAN							2				
	Ethernet	(0				1				0	
	SDIO							1				
	16-bit advanced							2				
	32-bit general							2				
Timer	16-bit general							8				
Timer	16-bit basic							2				
	System tick timer							1				
	Watchdog							2				
Real-	time clock							1				
	DCI	(0				1				0	
	RNG							1				
	Unit							3				
12-bit ADC	External channel		1	3			2	21			13	21
	Internal channel							3				
12 位 DAC	Unit							2				
.2 2.0	Channel							2				
Operatino	g temperature							ture: -40°				
ops.am,	<u> </u>				•	Junction	tempera	ture: -40℃	to 105	°C		



3 Pin Information

3.1 Pin distribution

Figure 1 Distribution Diagram of APM32F407xExG Series LQFP176 Pins






Figure 2 Distribution Diagram of APM32F405xG 407xExG Series LQFP144 Pins






Figure 3 Distribution Diagram of APM32F405xG 407xExG Series LQFP100 Pins







Figure 4 Distribution Diagram of APM32F405xG 407xExG Series LQFP64 Pins



3.2 Pin function description

Table 2 Legends/Abbreviations Used in Output Pin Table

	Name	Abbreviation	Definition			
	Pin name	Unless otherwi	se specified in parentheses below the pin name, the pin functions			
	Pin name	duri	ng and after reset are the same as the actual pin name			
		Р	Power pin			
	Pin type	I	Only input pin			
		I/O	I/O pin			
		5T	FT I/O			
		STDA	3.3V standard I/O, directly connected to ADC			
	I/O structure	STD	3.3V standard I/O			
		В	Dedicated Boot0 pin			
		RST	Bidirectional reset pin with built-in pull-up resistor			
	Notes	Unless otherwi	se specified in the notes, all I/O is set as floating input during and			
	Notes	after reset				
Pin	Default multiplexing	Func	on directly colocted/analysis through peripheral register			
function function Function function Function Function Function Function Function						



	Name	Abbreviation	Definition
	Redefining function	9	Select this function through AFIO remapping register

Table 3 Description of APM32F405xG 407xExG by Pin Number

		<u> </u>	11011 01711 1VIOZI 400XC	,				
Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
PE2	I/O	5T	TRACECK, SMC_A23, ETH_MII_TXD3, EVENTOUT	-	-	1	1	1
PE3	I/O	5T	TRACED0, SMC_A19, EVENTOUT	-	-	2	2	2
PE4	I/O	5T	TRACED1, SMC_A20, DCI_D4, EVENTOUT	-	-	3	3	3
PE5	I/O	5T	TRACED2, SMC_A21, TMR9_CH1, DCI_D6, EVENTOUT	-	-	4	4	4
PE6	I/O	5T	TRACED3, SMC_A22, TMR9_CH2, DCI_D7, EVENTOUT	-	-	5	5	5
VBAT	Р	-	-	-	1	6	6	6
PI8	I/O	5T	EVENTOUT, DMC_CAS	RTC_TAMP1, RTC_TAMP2, RTC_TS	-	-	-	7
PC13	I/O	5T	EVENTOUT	RTC_OUT, RTC_TAMP1, RTC_TS	2	7	7	8
PC14- OSC32_IN (PC14)	I/O	5T	EVENTOUT	OSC32_IN	3	8	8	9
PC15- OSC32_OUT (PC15)	I/O	5T	EVENTOUT	OSC32_OUT	4	9	9	10
PI9	I/O	5T	CAN1_RX, EVENTOUT, DMC_RAS	-	-	-	-	11
PI10	I/O	5T	ETH_MII_RX_ER,	-	-	-	-	12



Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
			EVENTOUT,					
			DMC_CS					
			OTG_HS_ULPI_DIR,					
PI11	I/O	5T	EVENTOUT,	-	-	-	-	13
			DMC_BA					
VSS	Р	-	-	-	-	-	-	14
VDD	Р	-	-	-	-	-	-	15
			SMC_A0,					
DEO	1/0	<u> </u>	DMC_A10,				10	16
PF0	I/O	5T	I2C2_SDA,	-	-	-	10	16
			EVENTOUT					
			SMC_A1,					
DE4	1/0	<u></u>	DMC_A0,				44	47
PF1	I/O	5T	I2C2_SCL,	-	-	_	11	17
			EVENTOUT					
			SMC_A2,					
DEO	1/0		DMC_A1,				40	40
PF2	I/O	5T	I2C2_SMBAI,	-	-	-	12	18
			EVENTOUT					
			SMC_A3,					
PF3	I/O	5T	DMC_A2,	ADC3_IN9	-	-	13	19
			EVENTOUT					
			SMC_A4,					
PF4	I/O	5T	DMC_A3,	ADC3_IN14	-	-	14	20
			EVENTOUT					
DEF	1/0	ET.	SMC_A5,	ADC2 IN45			4.5	04
PF5	I/O	5T	EVENTOUT	ADC3_IN15	-	-	15	21
VSS	Р	-	-	-	-	10	16	22
VDD	Р	-	-	-	-	11	17	23
			TMR10_CH1,					
550			SMC_NIORD,	4500 1114			4.0	0.4
PF6	I/O	5T	DMC_A4,	ADC3_IN4	-	-	18	24
			EVENTOUT					
			TMR11_CH1,					
D=3	1/0	F.T.	SMC_NREG,	ADOC 1115			40	0.5
PF7	I/O	5T	DMC_A5,	ADC3_IN5	-	-	19	25
			EVENTOUT					
DEO	1/0	ET	TMR13_CH1,	ADO2 INC			00	00
PF8	I/O	5T	SMC_NIOWR,	ADC3_IN6	-	-	20	26



	T					Ī	SEMICONDU	
Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
			DMC_A6, EVENTOUT					
PF9	I/O	5T	TMR14_CH1, SMC_CD, DMC_A7 EVENTOUT	ADC3_IN7	-	-	21	27
PF10	I/O	5T	SMC_INTR, DMC_A8 EVENTOUT	ADC3_IN8	-	-	22	28
PH0-OSC_IN (PH0)	I/O	5T	EVENTOUT	OSC_IN	5	12	23	29
PH1-OSC_OUT (PH1)	I/O	5T	EVENTOUT	OSC_OUT	6	13	24	30
NRST	I/O	RST	-	-	7	14	25	31
PC0	I/O	5T	OTG_HS_ULPI_STP, EVENTOUT	ADC123_IN10	8	15	26	32
PC1	I/O	5T	ETH_MDC, EVENTOUT	ADC123_IN11	9	16	27	33
PC2	I/O	5T	SPI2_MISO, OTG_HS_ULPI_DIR, ETH_MII_TXD2, I2S2ext_SD, EVENTOUT	ADC123_IN12	10	17	28	34
PC3	I/O	5T	SPI2_MOSI, I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, EVENTOUT	ADC123_IN13	11	18	29	35
VDD	Р	-	-	-	-	19	30	36
VSSA	Р	-	-	-	12	20	31	37
VREF+	Р	-	-	-	-	21	32	38
VDDA	Р	-	-	-	13	22	33	39
PA0-WKUP (PA0)	1/0	5T	USART2_CTS, UART4_TX, ETH_MII_CRS, TMR2_CH1_ETR, TMR5_CH1, TMR8_ETR, EVENTOUT	WKUP, ADC123_IN0	14	23	34	40



						<u> </u>	SEMICONDU	
Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
PA1	I/O	5T	USART2_RTS, UART4_RX, ETH_RMII_REF_CLK, ETH_MII_RX_CLK, TMR5_CH2, TMR2_CH2, EVENTOUT	ADC123_IN1	15	24	35	41
PA2	I/O	5T	USART2_TX, TMR5_CH3, TMR9_CH1, TMR2_CH3, ETH_MDIO, EVENTOUT	ADC123_IN2	16	25	36	42
PH2	I/O	5T	ETH_MII_CRS, EVENTOUT	-	-	-	-	43
PH3	I/O	5T	ETH_MII_COL, EVENTOUT, DMC_A9	-	-	-	-	44
PH4	I/O	5T	I2C2_SCL, OTG_HS_ULPI_NXT, EVENTOUT	-	-	-	-	45
PH5	I/O	5T	I2C2_SDA, EVENTOUT	-	-	-	-	46
PA3	I/O	5T	USART2_RX, TMR5_CH4, TMR9_CH2, TMR2_CH4, OTG_HS_ULPI_D0, ETH_MII_COL, EVENTOUT, DMC_CKE	ADC123_IN3	17	26	37	47
VSS	Р	-	-	-	18	27	38	-
BYPASS_REG	I	5T	-	-	-	-	-	48
VDD	Р	-	-	-	19	28	39	49
PA4	I/O	STDA	SPI1_NSS, SPI3_NSS, USART2_CK, DCI_HSYNC, OTG_HS_SOF, I2S3_WS,	DAC_OUT1, ADC12_IN4	20	29	40	50



	1				1	I	SEMICONDU	
Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
			EVENTOUT					
PA5	I/O	STDA	SPI1_SCK, OTG_HS_ULPI_CK, TMR2_CH1_ETR, TMR8_CH1N, EVENTOUT	DAC_OUT2, ADC12_IN5	21	30	41	51
PA6	I/O	5T	SPI1_MISO, TMR8_BKIN, TMR13_CH1, DCI_PIXCLK, TMR3_CH1, TMR1_BKIN, EVENTOUT	ADC12_IN6	22	31	42	52
PA7	1/0	5T	SPI1_MOSI, TMR8_CH1N, TMR14_CH1, TMR3_CH2, ETH_MII_RX_DV, TMR1_CH1N, ETH_RMII_CRS_DV, EVENTOUT	ADC12_IN7	23	32	43	53
PC4	I/O	5T	ETH_RMII_RX_D0, ETH_MII_RX_D0, EVENTOUT	ADC12_IN14	24	33	44	54
PC5	I/O	5T	ETH_RMII_RX_D1, ETH_MII_RX_D1, EVENTOUT	ADC12_IN15	25	34	45	55
PB0	I/O	5T	TMR3_CH3 TMR8_CH2N, OTG_HS_ULPI_D1, ETH_MII_RXD2, TMR1_CH2N, EVENTOUT	ADC12_IN8	26	35	46	56
PB1	I/O	5T	TMR3_CH4 TMR8_CH3N, OTG_HS_ULPI_D2, ETH_MII_RXD3, TMR1_CH3N, EVENTOUT	ADC12_IN9	27	36	47	57
PB2-BOOT	I/O	5T	EVENTOUT	-	28	37	48	58



						I	SEMICONDU	1
Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
(PB2)								
PF11	I/O	5T	DCI_D12, EVENTOUT, DMC_UDQM	-	-	-	49	59
PF12	I/O	5T	SMC_A6, EVENTOUT	-	-	-	50	60
VSS	Р	-	-	-	-	-	51	61
VDD	Р	-	-	-	-	-	52	62
PF13	I/O	5T	SMC_A7, EVENTOUT	-	-	-	53	63
PF14	I/O	5T	SMC_A8, EVENTOUT	-	-	-	54	64
PF15	I/O	5T	SMC_A9, EVENTOUT	-	-	-	55	65
PG0	I/O	5T	SMC_A10, EVENTOUT	-	-	-	56	66
PG1	I/O	5T	SMC_A11, DMC_CK, EVENTOUT	-	-	-	57	67
PE7	I/O	5T	SMC_D4, TMR1_ETR, EVENTOUT	-	-	38	58	68
PE8	I/O	5T	SMC_D5, TMR1_CH1N, EVENTOUT	-	-	39	59	69
PE9	I/O	5T	SMC_D6, TMR1_CH1, EVENTOUT	-	-	40	60	70
VSS	Р	-	-	-	-	-	61	71
VDD	Р	-	-	-	-	-	62	72
PE10	I/O	5T	SMC_D7, TMR1_CH2N, EVENTOUT	-	-	41	63	73
PE11	I/O	5T	SMC_D8, TMR1_CH2, EVENTOUT	-	-	42	64	74
PE12	I/O	5T	SMC_D9, TMR1_CH3N, EVENTOUT	-	-	43	65	75



Name (Function after reset) Structure Structure function Capp Lage		SEMICONDUCTOR ♥							
PE13	(Function after	Туре	Structure						
PE14	PE13	I/O	5T		-	-	44	66	76
PE14				EVENTOUT					
EVENTOUT SMC_D12,				SMC_D11,					
PE15 I/O 5T SMC_D12, TMR1_BKIN,	PE14	I/O	5T	TMR1_CH4,	-	-	45	67	77
PE15 I/O 5T TMR1_BKIN,				EVENTOUT					
EVENTOUT SPI2_SCK, I2S2_CK, I2S2_SDA, I2S2_SDA, I2S2_SCK, I2S2_CK, I2S2_CK, I2S2_SCK, I2S2_CK, I2S2_SCK, I				SMC_D12,					
PB10 I/O 5T	PE15	I/O	5T		-	-	46	68	78
PB10				EVENTOUT					
PB10				SPI2_SCK,					
PB10				I2S2_CK,					
PB10				I2C2_SCL,					
PB11 I/O 5T ETH_MIL_RX.DR, TMR2_CH4, EVENTOUT VCAP_1 P 31 49 71 81 VDD P 32 50 72 82 PH6 I/O 5T ETH_MIL_RX.DR, ETH_MIL_RX.DR, ETH_MIL_RX.DR, ETH_MIL_RX.DR, EVENTOUT IZC2_SMBAI, TMR12_CH4, EVENTOUT IZC3_SCL, EVENTOUT IZC3_SCL, EVENTOUT PH7 I/O 5T ETH_MIL_RXD3, EVENTOUT IZC3_SDA, DC1_HSYNC, EVENTOUT, DMC_DQ8 IZC3_SMBAI,	DR10	1/0	5T	USART3_TX,	_	20	47	60	70
TMR2_CH3, EVENTOUT	1 510	1/0	31	OTG_HS_ULPI_D3,	_	23	77	03	13
PB11				ETH_MII_RX_ER,					
PB11				TMR2_CH3,					
PB11				EVENTOUT					
PB11				I2C2_SDA,					
PB11			I/O 5T	USART3_RX,					
ETH_MII_TX_EN,				OTG_HS_ULPI_D4,					
TMR2_CH4,	PB11	I/O		ETH_RMII_TX_EN,	-	30	48	70	80
EVENTOUT				ETH_MII_TX_EN,					
VCAP_1 P - - - 31 49 71 81 VDD P - - - - 32 50 72 82 PH6 I/O 5T I2C2_SMBAI, TMR12_CH1, ETH_MII_RXD2, EVENTOUT - - - - - - 83 PH7 I/O 5T ETH_MII_RXD3, EVENTOUT - - - - - 84 PH8 I/O 5T EVENTOUT, EVENTOUT, DMC_DQ8 - - - - - - 85 I2C3_SMBAI, I2C3_SMBAI, I2C3_SMBAI, - - - - - - - - 85				TMR2_CH4,					
PH6 I/O 5T				EVENTOUT					
PH6	VCAP_1	Р	-	-	-	31	49	71	81
PH6	VDD	Р	-	-	-	32	50	72	82
PH6 I/O 51 ETH_MII_RXD2, EVENTOUT				I2C2_SMBAI,					
ETH_MII_RXD2, EVENTOUT				TMR12_CH1,					
EVENTOUT	PH6	I/O	51	ETH_MII_RXD2,	-	-	-	-	83
PH7 I/O 5T ETH_MII_RXD3,									
PH7 I/O 5T ETH_MII_RXD3,									
PH8 I/O 5T I2C3_SDA,	PH7	I/O	5T		-	-	-	-	84
PH8 I/O 5T I2C3_SDA,									
PH8 I/O 5T DCI_HSYNC, EVENTOUT, DMC_DQ8 I2C3_SMBAI,									
EVENTOUT, DMC_DQ8 12C3_SMBAI,		DH8							
DMC_DQ8 I2C3_SMBAI,	PH8	1/0	51		-	-	-	-	85
I2C3_SMBAI,									
PH9 1/O 51 1MR12_CH2, - - - 86	PH9	I/O	5T	TMR12_CH2,	-	-	-	-	86
DCI_D0,		I/O	51						



	1			T	1	1	SEMICONDU	
Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
			EVENTOUT					
PH10	I/O	5T	TMR5_CH1, DCI_D1, EVENTOUT, DMC_DQ9	-	-	-	-	87
PH11	I/O	5T	TMR5_CH2, DCI_D2, EVENTOUT	-	-	-	-	88
PH12	I/O	5T	TMR5_CH3, DCI_D3, EVENTOUT	-	-	-	-	89
VSS	Р	-	-	-	-	-	-	90
VDD	Р	-	-	-	-	-	-	91
PB12	I/O	5T	SPI2_NSS, I2S2_WS, I2C2_SMBAI, USART3_CK, TMR1_BKIN, CAN2_RX, OTG_HS_ULPI_D5, ETH_RMII_TXD0, OTG_HS_ID, EVENTOUT	-	33	51	73	92
PB13	I/O	5T	SPI2_SCK, I2S2_CK, USART3_CTS, TMR1_CH1N, CAN2_TX, OTG_HS_ULPI_D6, ETH_RMII_TXD1, ETH_MII_TXD1, EVENTOUT	OTG_HS_VBUS	34	52	74	93
PB14	I/O	5T	SPI2_MISO, TMR1_CH2N, TMR12_CH1, OTG_HS_DM, USART3_RTS, TMR8_CH2N, I2S2ext_SD,	-	35	53	75	94



Na								CTOR •
Name (Function after	Туре	Structure	Multiplexing	Additional	LQFP	LQFP	LQFP	LQFP
reset)	1,700	Otraotaro	function	function	64	100	144	176
,			EVENTOUT					
			SPI2_MOSI,					
			12S2_SD,					
			TMR1_CH3N,					
PB15	I/O	5T	TMR8_CH3N	RTC_REFIN	36	54	76	95
			_ TMR12_CH2,					
			OTG_HS_DP,					
			EVENTOUT					
			SMC_D13,					
PD8	I/O	5T	USART3_TX,	-	-	55	77	96
			EVENTOUT					
			SMC_D14,					
PD9	I/O	5T	USART3_RX,	-	-	56	78	97
			EVENTOUT					
			SMC_D15,					
DD 40	1//0		DMC_DQ10				70	0.0
PD10	I/O	5T	USART3_CK,	-	-	57	79	98
			EVENTOUT					
			SMC_CLE,					99
PD11	I/O	5T	SMC_A16,			58	80	
PDII	1/0	51	USART3_CTS,	-	-	30		99
			EVENTOUT					
			SMC_ALE,					
			SMC_A17,					
PD12	I/O	5T	DMC_DQ11,			59	81	100
1 012	1/0	31	TMR4_CH1,	_		33	01	100
			USART3_RTS,					
			EVENTOUT					
			SMC_A18,					
PD13	I/O	5T	DMC_DQ12	_	_	60	82	101
. 2.0	., 0		TMR4_CH2,				02	101
			EVENTOUT					
VSS	Р	-	-	-	-	-	83	102
VDD	Р	-	-	-	-	-	84	103
			SMC_D0,					
PD14	I/O	5T	DMC_DQ13,	_		61	85	104
FD14	1/0	5T	TMR4_CH3,	_	_	01	00	104
			EVENTOUT					
PD15	I/O	5T	SMC_D1,	-	-	62	86	105
-						•	•	



	SEMICONDUCTOR 1							l
Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
			DMC_DQ14,					
			TMR4_CH4,					
			EVENTOUT					
			SMC_A12,					
PG2	I/O	5T	DMC_DQ15,	-	-	-	87	106
			EVENTOUT					
			SMC_A13,					
PG3	I/O	5T	DMC_DQ0,	-	-	-	88	107
			EVENTOUT					
			SMC_A14,					
PG4	I/O	5T	DMC_DQ1,	-	-	-	89	108
			EVENTOUT					
			SMC_A15,					
PG5	I/O	5T	DMC_DQ2,	-	-	-	90	109
			EVENTOUT					
			SMC_INT2,					
PG6	I/O	5T	DMC_DQ3	-	-	-	91	110
			EVENTOUT					
			SMC_INT3,					
PG7	I/O	5T	USART6_CK,	-	-	-	92	111
			EVENTOUT					
			DMC_DQ4					
PG8	I/O	5T	USART6_RTS,	_			93	112
1 00	1/0	31	ETH_PPS_OUT,	-	_	_	93	112
			EVENTOUT					
VSS	Р	-	-	-	-	-	94	113
VDD	Р	-	-	-	-	-	95	114
			I2S2_MCK,					
			TMR8_CH1,					
			SDIO_D6,					
PC6	I/O	5T	USART6_TX,	-	37	63	96	115
			DCI_D0,					
			TMR3_CH1,					
			EVENTOUT					
			I2S3_MCK,					
			TMR8_CH2,					
DC7	1/0		SDIO_D7,			0.1	07	440
PC7	I/O	5T	USART6_RX,	-	38	64	97	116
			DCI_D1,					
			TMR3_CH2,					



Name								
(Function after	Туре	Structure	Multiplexing	Additional	LQFP	LQFP	LQFP	LQFP
reset)	Туре	Structure	function	function	64	100	144	176
resetj			EVENTOUT					
			TMR8_CH3,					
			SDIO_D0,					
PC8	I/O	5T	TMR3_CH3,	_	39	65	98	117
			USART6_CK,					
			DCI_D2,					
			EVENTOUT					
			I2S_CKIN,					
			MCO2,					
			TMR8_CH4,					
PC9	I/O	5T	SDIO_D1,	_	40	66	99	118
. 00	.,, 0	0.	I2C3_SDA,				00	110
			DCI_D3,					
			TMR3_CH4,					
			EVENTOUT					
			USART1_CK,					
			TMR1_CH1,					
PA8	I/O	5T	MCO,	_	41	67	100	119
17.0	1/0	01	I2C3_SCL,			07	100	110
			OTG_FS_SOF,					
			EVENTOUT					
			USART1_TX,					
			TMR1_CH2,					
PA9	I/O	5T	I2C3_SMBAI,	OTG_FS_VBUS	42	68	101	120
			DCI_D0,					
			EVENTOUT					
			USART1_RX,					
			TMR1_CH3,					
PA10	I/O	5T	OTG_FS_ID,	-	43	69	102	121
			DCI_D1,					
			EVENTOUT					
			USART1_CTS,					
			CAN1_RX,					
PA11	I/O	5T	TMR1_CH4,	-	44	70	103	122
			OTG_FS_DM,					
			EVENTOUT					
			USART1_RTS,					
PA12	I/O	5T	CAN1_TX,		45	71	104	123
FAIZ	1/0		TMR1_ETR,	_	40	'	104	123
			OTG_FS_DP,					



Name Function after reset Type Structure Function Function after reset Type Structure Function Functi	M.								
PA13		Туре	Structure						LQFP 176
UTMS-SWDIO I/O ST				EVENTOUT					
VSS		I/O	5T		PA13	46	72	105	124
VDD	VCAP_2	Р	-	-	-	47	73	106	125
PH13	VSS	Р	-	-	-	-	74	107	126
PH13	VDD	Р	-	-	-	48	75	108	127
PH14	PH13	I/O	5T	CAN1_TX, EVENTOUT,	-	-	-	-	128
PH15	PH14	I/O	5T	DCI_D4,	-	-	-	-	129
PIO I/O 5T SPI2_NSS, - 131	PH15	I/O	5T	DCI_D11, EVENTOUT,	-	-	-	-	130
PI1	PI0	I/O	5T	SPI2_NSS, I2S2_WS, DCI_D13,	-	-	-	-	131
PI2 I/O 5T DCI_D9, 133 I2S2ext_SD, EVENTOUT PI3 I/O 5T TMR8_ETR, SPI2_MOSI, I2S2_SD, DCI_D10, EVENTOUT, DMC_DQ7 VSS P 135	Pl1	I/O	5T	I2S2_CK, DCI_D8,	-	-	-	-	132
PI3 I/O 5T SPI2_MOSI,	PI2	I/O	5T	SPI2_MISO, DCI_D9, I2S2ext_SD,	-	-	-	-	133
VSS P 135	PI3	I/O	5T	SPI2_MOSI, I2S2_SD, DCI_D10, EVENTOUT,	-	-	-	-	134
VDD P 136	VSS	Р	-	-	-	-	-	-	135
	VDD	Р	-	-	-	-	-	-	136



						1		
Name (Function after	Туре	Structure	Multiplexing	Additional	LQFP	LQFP	LQFP	LQFP
reset)			function	function	64	100	144	176
PA14			JTCK-SWCLK,				1.5 -	4.5-
(JTCK/SWCLK)	I/O	5T	EVENTOUT	-	49	76	109	137
			JTDI,					
			SPI3_NSS,					
PA15	1/0	5 T	12S3_WS,		50	77	440	400
(JTDI)	I/O	5T	TMR2_CH1_ETR,	-	50	77	110	138
			SPI1_NSS,					
			EVENTOUT					
			SPI3_SCK,					
			I2S3_CK,					
			UART4_TX,					
PC10	I/O	5T	SDIO_D2,	-	51	78	111	139
			DCI_D8,					
			USART3_TX,					
			EVENTOUT					
			UART4_RX,					
			SPI3_MISO,					
			SDIO_D3,					
PC11	I/O	5T	DCI_D4,	-	52	79	112	140
			USART3_RX,					
			I2S3ext_SD,					
			EVENTOUT					
			UART5_TX,					
			SDIO_CK,					
			DCI_D9,					
PC12	I/O	5T	SPI3_MOSI,	-	53	80	113	141
			I2S3_SD,					
			USART3_CK,					
			EVENTOUT					
			SMC_D2,					
PD0	I/O	5T	CAN1_RX,	-	-	81	114	142
			EVENTOUT					
			SMC_D3,					
PD1	I/O	5T	CAN1_TX,	-	-	82	115	143
			EVENTOUT					
			TMR3_ETR,					
			UART5_RX,					
PD2	I/O	5T	SDIO_CMD,	-	54	83	116	144
			DCI_D11,					
			EVENTOUT					



Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
PD3	I/O	5T	SMC_CLK, USART2_CTS, EVENTOUT	-	-	84	117	145
PD4	I/O	5T	SMC_NOE, USART2_RTS, EVENTOUT	-	-	85	118	146
PD5	I/O	5T	SMC_NWE, USART2_TX, EVENTOUT	-	-	86	119	147
VSS	Р	-	-	-	-	-	120	148
VDD	Р	-	-	-	-	-	121	149
PD6	I/O	5T	SMC_NWAIT, USART2_RX, EVENTOUT	-	-	87	122	150
PD7	I/O	5T	SMC_NE1, SMC_NCE2, USART2_CK, EVENTOUT	-	-	88	123	151
PG9	I/O	5T	SMC_NE2, SMC_NCE3, USART6_RX, EVENTOUT	-	-	-	124	152
PG10	I/O	5T	SMC_NCE4_1, SMC_NE3, EVENTOUT	-	-	-	125	153
PG11	I/O	5T	SMC_NCE4_2, ETH_MII_TX_EN, ETH_RMII_TX_EN, EVENTOUT	-	-	-	126	154
PG12	I/O	5T	SMC_NE4, USART6_RTS, EVENTOUT	-	-	-	127	155
PG13	I/O	5T	SMC_A24, USART6_CTS, ETH_MII_TXD0, ETH_RMII_TXD0, EVENTOUT	-	-	-	128	156
PG14	I/O	5T	SMC_A25, USART6_TX, ETH_MII_TXD1,	-	-	-	129	157



Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
			ETH_RMII_TXD1,					
			EVENTOUT					
VSS	Р	-	-	-	-	-	130	158
VDD	Р	-	-	-	-	-	131	159
			DMC_LDQM,					
PG15	I/O	5T	USART6_CTS,	_	_	_	132	160
1 013	1/0	31	DCI_D13,	-	_	-	102	100
			EVENTOUT					
			JTDO,					
			TRACESWO,					
PB3			SPI3_SCK,					
(JTDO/TRACESWO)	I/O	5T	12S3_CK,	-	55	89	133	161
			TMR2_CH2,					
			SPI1_SCK,					
			EVENTOUT					
			NJTRST,					
			SPI3_MISO,					162
PB4	I/O	5T	TMR3_CH1,	-	56	90	134	
(NJTRST)			SPI1_MISO,					
			I2S3ext_SD,					
			EVENTOUT					
			I2C1_SMBAI,					
			CAN2_RX,					
			OTG_HS_ULPI_D7,					
			ETH_PPS_OUT,					
PB5	I/O	-	TMR3_CH2, SPI1_MOSI,	-	57	91	135	163
			SPI3_MOSI,					
			DCI_D10,					
			I2S3_SD,					
			EVENTOUT					
			I2C1_SCL,					
			TMR4_CH1,					
			CAN2_TX,					
PB6	I/O	5T	DCI_D5,	-	58	92	136	164
			USART1_TX,					
			EVENTOUT					
			I2C1_SDA,					
PB7	I/O	5T	SMC_NL,	-	59	93	137	165
	1/0	31	DCI_VSYNC,					



Name	T	04	Multiplexing	Additional	LQFP	LQFP	LQFP	LQFP
(Function after	Туре	Structure	function	function	64	100	144	176
reset)								
			USART1_RX,					
			TMR4_CH2,					
			EVENTOUT					
воото	I	В	-	VPP	60	94	138	166
			TMR4_CH3,					
			SDIO_D4,					
			TMR10_CH1,					
PB8	I/O	5T	DCI_D6,		61	95	139	167
PDO	1/0	31	ETH_MII_TXD3,	-	01	95	139	107
			I2C1_SCL,					
			CAN1_RX,					
			EVENTOUT					
			SPI2_NSS,					
			12S2_WS,					
			TMR4_CH4,					
			TMR11_CH1,	-				
PB9	I/O	5T	SDIO_D5,		62	96	140	168
			DCI_D7,					
			I2C1_SDA,					
			CAN1_TX,					
			EVENTOUT					
			TMR4_ETR,					
			SMC_NBL0,					
PE0	I/O	5T	DCI_D2,	-	-	97	141	169
			EVENTOUT					
			SMC_NBL1,					
PE1	I/O	5T	DCI_D3,	-	_	98	142	170
			EVENTOUT					
VSS	Р	-	-	-	63	99	-	-
PDR_ON	ı	5T	-	-	-	-	143	171
VDD	Р	-	-	-	64	100	144	172
			TMR8_BKIN,					
PI4	I/O	5T	DCI_D5,	-	_	-	_	173
			EVENTOUT					
			TMR8_CH1,					
PI5	I/O	5T	DCI_VSYNC,	-	-	-	-	174
			EVENTOUT					
			TMR8_CH2,					
PI6	I/O	5T	DCI_D6,	-	-	-	-	175



Name (Function after reset)	Туре	Structure	Multiplexing function	Additional function	LQFP 64	LQFP 100	LQFP 144	LQFP 176
			EVENTOUT					
	I/O	I/O 5T	TMR8_CH3,			-		
PI7			DCI_D7,	-			-	176
F1/ 1/	1,0	51	EVENTOUT,		-			170
			DMC_WE					

Note:

- (1) PC13, PC14 and PC15 are powered through the power switch. Since the switch only sinks limited current (3mA), the use of GPIO from PC13 to PC15 in output mode is limited:
 - $\ensuremath{\textcircled{1}}$ The speed shall not exceed 2MHz when the heavy load is 30pF;
 - ② Not used for current source (e.g. driving LED).



3.3 **GPIO Multiplexing Function Configuration**

Table 4 GPIOA Multiplexing Function Configuration

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	Α	
Po	ort	SYS	TMR1/	TMR 3/4/5	TMR8 /9/10/ 11	I2C1/ 2/3	SPI1/SPI2 /I2S2/I2S2 ext	SPI3/I2 Sext/I2 S3	USART1 /2/3/I2S3 ext	UART4/ 5/USAR T6	CAN1/2T MR12/13 /14	OTG_F S/OTG_ HS	ЕТН	SMC/DMC/ SDIO/OTG _FS	DCI	F 1 4	AF1 5
	P A 0	-	TMR2_ CH1_E TR	TMR 5_C H1	TMR8 _ETR	-	-	-	USART2 _CTS	UART4 _TX	-	-	ETH_MII _CRS	-	-	1	EVE NTO UT
Po	P A 1	-	TMR2_ CH2	TMR 5_C H2	-	-	-	-	USART2 _RTS	UART4 _RX	-	-	ETH_MII _RX_CL K ETH_RM II_REF_ CLK	-	-	1	EVE NTO UT
rt_ A	P A 2	-	TMR2_ CH3	TMR 5_C H3	TMR9 _CH1	-	-	1	USART2 _TX	1	-	1	ETH_MD IO	-	-	1	EVE NTO UT
	P A 3	-	TMR2_ CH4	TMR 5_C H4	TMR9 _CH2	-	-	-	USART2 _RX	-	-	OTG_H S_ULPI _D0	ETH_MII _COL	DMC_CKE	-	ı	EVE NTO UT
	P A 4	-	-	-	-	-	SPI1_NS S	SPI3_ NSS I2S3_ WS	USART2 _CK	-	-	-	-	OTG_HS_ SOF	DCI_ HSY NC	-	EVE NTO UT



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	Α	
Po	rt		TMR1/	TMR	TMR8	I2C1/	SPI1/SPI2	SPI3/I2	USART1	UART4/	CAN1/2T	OTG_F		SMC/DMC/		F	AF1
		SYS	2	3/4/5	/9/10/	2/3	/12S2/12S2	Sext/I2	/2/3/12S3	5/USAR	MR12/13	S/OTG_	ETH	SDIO/OTG	DCI	1	5
_				0/ 1/0	11	2.0	ext	S3	ext	T6	/14	HS		_FS		4	
	Р		TMR2_		TMR8		SPI1_SC					OTG_H					EVE
	Α	-	CH1_E		_CH1	-	K	-	-	-		S_ULPI	-	-	-	-	NTO
	5		TR		N		K					_CK					UT
	Р		TMR1_	TMR	TMR8		SPI1_MIS				TMR13_				DCI_		EVE
	Α	-	BKIN	3_C	_BKI	-	0	-	-	-	CH1	-	-	-	PIXC	-	NTO
	6		DIVIIN	H1	N		O				СП				K		UT
													ETH_MII				
	Р		TMD4	TMR	TMR8		ODIA MO				TMD44		_RX_DV				EVE
	Α	-	TMR1_	3_C	_CH1	-	SPI1_MO	-	-	-	TMR14_	-	ETH_RM	-	-	-	NTO
	7	CH1	CHIN	H2	N		SI				CH1		II_CRS_				UT
													DV				
	Р		TMD4			I2C3			LICADTA			070 5					EVE
	Α	MCO1	TMR1_	-	-	_sc	-	-	USART1	-	-	OTG_F	-	-	-	-	NTO
	8		CH1			L			_CK			S_SOF					UT
	Р		TMD4			I2C3			1104574						D.01		EVE
	Α	-	TMR1_	-	-	_SM	-	-	USART1	-	-	-	-	-	DCI_	-	NTO
	9		CH2			ВА			_TX						D0		UT
	Р																E) (E
	Α		TMR1_						USART1			OTG_F			DCI_		EVE
	1	-	CH3	-	-	-	-	-	_RX	-	-	S_ID	-	-	D1	-	NTO
	0											_					UT
	Р																EVE
	Α	-	TMR1_	_	_	-	-	-	USART1	-	CAN1_R	OTG_F	-	-	-	-	NTO
	11		CH4						_CTS		X	S_DM					UT



		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	Α	
Po	ort	SYS	TMR1/	TMR 3/4/5	TMR8 /9/10/	I2C1/ 2/3	SPI1/SPI2 /I2S2/I2S2	SPI3/I2 Sext/I2	USART1 /2/3/I2S3	UART4/ 5/USAR	CAN1/2T MR12/13	OTG_F S/OTG_	ETH	SMC/DMC/ SDIO/OTG	DCI	F 1	AF1 5
			_	07.170	11	2.0	ext	S3	ext	T6	/14	HS		_FS		4	
	P A 1 2	-	TMR1_ ETR	-	-	-	-	-	USART1 _RTS	-	CAN1_T X	OTG_F S_DP	-	-	-	-	EVE NTO UT
	P A 1 3	JTMS _SWD IO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVE NTO UT
	P A 1 4	JTCK _SWC LK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVE NTO UT
	P A 1 5	JTDI	TMR2_ CH1 TMR2_ ETR	-	-	-	SPI1_NS S	SPI3_ NSS I2C3_ WS	-	-	-	-	-	-	-	-	EVE NTO UT



Table 5 GPIOB Multiplexing Function Configuration

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF 13	A F	
Po	ort	sys	TMR1	TMR 3/4/5	TMR8 /9/10/ 11	I2C1/ 2/3	SPI1/SPI2 /I2S2/I2S2 ext	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_F S/OTG_ HS	ETH	SMC/DMC/ SDIO/OTG _FS	DC I	1 4	AF15
	P B 0	-	TMR1 _CH2 N	TMR 3_C H3	TMR8 _CH2 N	-	-	-	-	-	-	OTG_H S_ULPI _D1	ETH_M II_RXD 2	-	-	-	EVE NTO UT
	P B 1	-	TMR1 _CH3 N	TMR 3_C H4	TMR8 _CH3 N	-	-	-	-	-	OTG_HS _ULPI_D 2	ETH_MII _RXD3	-	-	-	-	EVE NTO UT
	P B 2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVE NTO UT
Po rt_ B	P B 3	JTDO/T RACES WO	TMR2 _CH2	-	-	-	SPI1_SCK	SPI3_S CK I2S3_C K	-	-	-	-	-	-	-	-	EVE NTO UT
	P B 4	NJTRST	-	TMR 3_C H1	-	SPI1 _MIS O	SPI3_MIS O	I2S3ext _SD	-	-	-	-	-	-	-	-	EVE NTO UT
	P B 5	-	-	TMR 3_C H2	I2C1_ SMBA	SPI1 _MO SI	SPI3_MO SII2S3_S D	-	CAN2_R X	OTG_H S_ULPI _D7	ETH_PP S_OUT	-	DCI_D 10	-	-	-	EVE NTO UT
	P B 6	-	-	TMR 4_C H1	I2C1_ SCL	-	-	USART 1_TX	-	CAN2_T X	-	-	-	DCI_D5	-	-	EVE NTO UT



	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF 13	A F	
Port	SYS	TMR1 /2	TMR 3/4/5	TMR8 /9/10/ 11	I2C1/ 2/3	SPI1/SPI2 /I2S2/I2S2 ext	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_F S/OTG_ HS	ЕТН	SMC/DMC/ SDIO/OTG _FS	DC I	1 4	AF15
P B 7	-	-	TMR 4_C H2	I2C1_ SDA	-	-	USART 1_RX	-	-	-	-	SMC_N L	DCI_VSYN C	-	1	EVE NTO UT
P B 8	-	-	TMR 4_C H3	TMR1 0_CH 1	I2C1 _SC L	-	-	-	-	CAN1_R X	-	ETH_M II_TXD 3	SDIO_D4	DC I_D 6	ı	EVE NTO UT
P B 9	-	-	TMR 4_C H4	TMR1 1_CH 1	I2C1 _SD A	SPI2_NSS I2S2_WS	-	-	1	CAN1_T X	1	-	SDIO_D5	DC I_D 7	1	EVE NTO UT
P B 1	-	TMR2 _CH3	-	-	12C2 _SC L	SPI2_SCK I2S2_CK	-	USART3 _TX	-	-	OTG_H S_ULPI _D3	ETH_M II_RX_ ER	-	-	1	EVE NTO UT
P B 11	-	TMR2 _CH4	-	-	I2C2 _SD A	-	-	USART3 _RX	-	-	OTG_H S_ULPI _D4	ETH_M II_TX_ EN ETH _RMII_ TX_EN	-	-	-	EVE NTO UT
P B 1 2	-	TMR1 _BKI N	-	-	I2C2 _SM BA	SPI2_NSS I2S2_WS	-	USART3 _CK	-	CAN2_R X	OTG_H S_ULPI _D5	ETH_R MII_TX D0	OTG_HS_I	-	1	EVE NTO UT



Po	ort	AF0	AF1 TMR1 /2	AF2 TMR 3/4/5	AF3 TMR8 /9/10/ 11	AF4 I2C1/ 2/3	AF5 SPI1/SPI2 /I2S2/I2S2 ext	AF6 SPI3/I2 Sext/I2 S3	AF7 USART1/ 2/3/l2S3e xt	AF8 UART4/ 5/USAR T6	AF9 CAN1/2T MR12/13/ 14	AF10 OTG_F S/OTG_ HS	AF11 ETH	AF12 SMC/DMC/ SDIO/OTG _FS	AF 13 DC I	A F 1 4	AF15
							O.K.						ETH_M II_TXD 0				
	P B 1	-	TMR1 _CH1 N	-	-	-	SPI2_SCK I2S2_CK	-	USART3 _CTS	-	CAN2_T X	OTG_H S_ULPI _D6	ETH_R MII_TX D1 ETH_M II_TXD	-	-	-	EVE NTO UT
	P B 1 4	-	TMR1 _CH2 N	-	TMR8 _CH2 N	-	SPI2_MIS O	I2S2ext _SD	USART3 _RTS	-	TMR12_ CH1	-	-	OTG_HS_ DM	-	-	EVE NTO UT
	P B 1 5	RTC_R EFIN	TMR1 _CH3 N	-	TMR8 _CH3 N	-	SPI2_MO SII2S2_S D	-	-	-	TMR12_ CH2	-	-	OTG_HS_ DP	-	-	EVE NTO UT



Table 6 GPIOC Multiplexing Function Configuration

		AF 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF 13	Α	
Р	ort	SY	TM R1/	TMR	TMR8/ 9/10/1	I2C1	SPI1/SPI2/I	SPI3/I2	USART1/	UART4/	CAN1/2T MR12/13/	OTG_FS	ETH	SMC/DMC/S	DCI	F1 4	AF15
		S		3/4/5	9/10/1	/2/3	2S2/I2S2ex	Sext/I2 S3	2/3/I2S3e	5/USAR	14	/OTG_H S	EIH	DIO/OTG_F	DCI	4	
			2		1		t	53	xt	T6	14			S			E) /E
	Р											OTG_HS					EVE
	С	-	-	-	-	-	-	-	-	-	-	_ULPI_	-	-	-	-	NTO
	0											STP					UT
	Р												ETH_M				EVE
	С	-	-	-	-	-	-	-	-	-	-	-	DC	-	-	-	NTO
	1																UT
	Р						SPI2_MIS	I2S2ext				OTG_HS	ETH_MI				EVE
	С	-	-	-	-	-	0	_SD	-	-	-	_ULPI_	I_TXD2	-	-	-	NTO
	2											DIR					UT
Po	Р						SPI2_MOS					OTG_HS	ETH				EVE
rt_	С	-	-	-	-	-	I	-	-	-	-	_ULPI_	_MII_TX	-	-	-	NTO
C	3						12S2_SD					NXT	_CLK				UT
													ETH_MI				
	Р												I_RXD0				EVE
	С	-	-	-	-	-	-	-	-	-	-	-	ETH_R	-	-	-	NTO
	4												MII_RX				UT
													D0				
													ETH_MI				
	Р												I_RXD1				EVE
	С	_	-	-	-	-	-	-	-	-	-	-	ETH_R	-	-	-	NTO
	5												MII_RX				UT
													D1				



	AF 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF 13	A	
Port	SY S	TM R1/ 2	TMR 3/4/5	TMR8/ 9/10/1 1	I2C1 /2/3	SPI1/SPI2/I 2S2/I2S2ex t	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_FS /OTG_H S	ETH	SMC/DMC/S DIO/OTG_F S	DCI	F1 4	AF15
P C 6	_	-	TMR 3_CH 1	TMR8 _CH1	-	I2S2_MCK	-	-	USART6 _TX	-	-	-	SDIO_D6	DCI _D 0	-	EVE NTO UT
P C 7	-	-	TMR 3_CH 2	TMR8 _CH2	-	-	I2S3_M CK	-	USART6 _RX	-	-	-	SDIO_D7	DCI _D 1	-	EVE NTO UT
P C 8	-	-	TMR 3_CH 3	TMR8 _CH3	-	-	1	-	USART6 _CK	-	-	1	SDIO_D0	DCI _D 2	1	EVE NTO UT
P C 9	M C O2	-	TMR 3_CH 4	TMR8 _CH4	I2C3 _SD A	I2S_CKIN	-	-	-	-	-	-	SDIO_D1	DCI _D 3	-	EVE NTO UT
P C 10	-	-	-	-	-	-	SPI3_S CK/ I2S3_C K	USART3_ TX/	UART4_ TX	-	-	-	SDIO_D2	DCI _D 8	-	EVE NTO UT
P C 11	-	-	-	-	-	I2S3ext_S D	SPI3_M ISO/	USART3_ RX	UART4_ RX	-	-	ı	SDIO_D3	DCI _D 4	ı	EVE NTO UT
P C 12	-	-	-	-	-	-	SPI3_M OSI I2S3_S D	USART3_ CK	UART5_ TX	-	-	-	SDIO_CK	DCI _D 9	-	EVE NTO UT



		AF 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF 13	Α	
Po	ort	SY S	TM R1/ 2	TMR 3/4/5	TMR8/ 9/10/1	I2C1 /2/3	SPI1/SPI2/I 2S2/I2S2ex t	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_FS /OTG_H S	ETH	SMC/DMC/S DIO/OTG_F S	DCI	F1 4	AF15
	Р																EVE
	С	-	_	-	-	-	-	-	-	-	-	-	-	-	_	_	NTO
	13																UT
	Р																EVE
	С	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	NTO
	14																UT
	Р																EVE
	С	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	NTO
	15																UT

Table 7 GPIOD Multiplexing Function Configuration

		A F 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	A F1 1	AF12	AF1	A	
Po	ort	S Y S	TM R1/ 2	TMR3 /4/5	TMR8/ 9/10/11	12C 1/2/ 3	SPI1/SPI2/I 2S2/I2S2ext	SPI3/I2S ext/I2S3	USART1/2 /3/I2S3ext	UART4/5 /USART6	CAN1/2TM R12/13/14	OTG_FS/ OTG_HS	E T H	SMC/DMC/S DIO/OTG_FS	DCI	F1 4	AF15
Por	P D0	-	-	-	-	-	-	ı	ı	-	CAN1_RX	-	-	SMC_D2	-	-	EVEN TOUT
t_D	P D1	-	-	-	-	-	-	-	-	-	CAN1_TX	-	-	SMC_D3	-	-	EVEN TOUT



		A F 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	A F1 1	AF12	AF1	A	
Po	ort	S Y S	TM R1/ 2	TMR3 /4/5	TMR8/ 9/10/11	12C 1/2/ 3	SPI1/SPI2/I 2S2/I2S2ext	SPI3/I2S ext/I2S3	USART1/2 /3/I2S3ext	UART4/5 /USART6	CAN1/2TM R12/13/14	OTG_FS/ OTG_HS	E T H	SMC/DMC/S DIO/OTG_FS	DCI	F1 4	AF15
	P D2	-	-	TMR3 _ETR	-	-	-	-	-	UART5_ RX	-	-	-	SDIO_CMD	DCI _D1 1	-	EVEN TOUT
	P D3	-	-	-	-	-	-	-	USART2_ CTS	-	-	-	-	SMC_CLK	-	-	EVEN TOUT
	P D4	-	-	-	-	-	-	-	USART2_ RTS	-	-	-	-	SMC_NOE	-	-	EVEN TOUT
	P D5	-	-	-	-	-	-	-	USART2_ TX	-	-	-	-	SMC_NWE	-	-	EVEN TOUT
	P D6	-	-	-	-	-	-	ı	USART2_ RX	-	-	-	-	SMC_NWAIT	-	1	EVEN TOUT
	P D7	-	-	-	-	-	-	-	USART2_ CK	-	-	-	-	SMC_NE1/S MC_NCE2	-	-	EVEN TOUT
	P D8	_	-	-	-	-	-	-	USART3_ TX	-	-	-	-	SMC_D13	-	-	EVEN TOUT
	P D9	-	-	-	-	-	-	-	USART3_ RX	-	-	-	-	SMC_D14	-	-	EVEN TOUT



		A F 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	A F1 1	AF12	AF1 3	A	
Po	rt	S Y S	TM R1/ 2	TMR3 /4/5	TMR8/ 9/10/11	12C 1/2/ 3	SPI1/SPI2/I 2S2/I2S2ext	SPI3/I2S ext/I2S3	USART1/2 /3/I2S3ext	UART4/5 /USART6	CAN1/2TM R12/13/14	OTG_FS/ OTG_HS	E T H	SMC/DMC/S DIO/OTG_FS	DCI	F1 4	AF15
	P D1 0	-	-	-	-	-	-	-	USART3_ CK	-	-	-	-	SMC_D15 DMC_DQ10	-	-	EVEN TOUT
	P D1 1	-	-	-	-	-	-	-	USART3_ CTS	-	-	-	-	SMC_A16	-	-	EVEN TOUT
	P D1 2	-	-	TMR4 _CH1	-	-	-	-	USART3_ RTS	-	-	-	-	SMC_A17	-	-	EVEN TOUT
	P D1 3	-	-	TMR4 _CH2	-	-	-	-	-	-	-	-	-	SMC_A18 DMC_DQ12	-	-	EVEN TOUT
	P D1 4	-	-	TMR4 _CH3	-	-	-	-	-	-	-	-	-	SMC_D0 DMC_DQ13	-	-	EVEN TOUT
	P D1 5	-	-	TMR4 _CH4	-	-	-	-	-	-	-	-	-	SMC_D1 DMC_DQ14	-	-	EVEN TO



Table 8 GPIOE Multiplexing Function Configuration

		AF0	AF1	AF2	AF3	AF 4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF 13	Α	
Po	ort	sys	TMR1	TMR 3/4/5	TMR8/ 9/10/1 1	12C 1/2/ 3	SPI1/SPI2/ I2S2/I2S2e xt	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_FS /OTG_H S	ETH	SMC/DMC/ SDIO/OTG_ FS	DC I	F1 4	AF15
	Р			TMR											DC		EVE
	Е	-	-	4_ET	-	-	-	-	-	-	-	-	-	SMC_NBL0	I_D	-	NTO
	0			R											2		UT
	Р														DC		EVE
	Ε	-	-	-	-	-	-	-	-	-	-	-	-	SMC_NBL1	I_D	-	NTO
	1														3		UT
	Р	TRA											ETH_				EVE
	Ε	CEC	-	-	-	-	-	-	-	-	-	-	MII_TX	SMC_A23	-	-	NTO
	2	LK											D3				UT
Ро	Р	TRA															EVE
rt_	Е	CED	-	-	-	-	-	-	-	-	-	-	-	SMC_A19	-	-	NTO
Е	3	0															UT
	Р	TRA													DC		EVE
	Е	CED	-	-	-	-	-	-	-	-	-	-	-	SMC_A20	I_D	-	NTO
	4	1													4		UT
	Р	TRA			TMR9										DC		EVE
	Е	CED	-	-	_CH1	-	-	-	-	-	-	-	-	SMC_A21	I_D	-	NTO
	5	2			_0111										6		UT
	Р	TRA			TMR9										DC		EVE
	Е	CED	-	-	_CH2	-	-	-	-	-	-	-	-	SMC_A22	I_D	-	NTO
	6	3			_0112										7		UT



		450	AF4	450	450	AF	AFF	AFO	A.F.7	AFO	A F.O.	AF40	A F 4 4	AF40	AF		
		AF0	AF1	AF2	AF3	4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	13	Α	
Po	ort	SYS	TMR1	TMR 3/4/5	TMR8/ 9/10/1 1	1/2/ 3	SPI1/SPI2/ I2S2/I2S2e xt	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_FS /OTG_H S	ЕТН	SMC/DMC/ SDIO/OTG_ FS	DC I	F1 4	AF15
	P E 7	-	TMR1 _ETR	-	-	-	-	-	-	-	-	-	-	SMC_D4	-	-	EVE NTO UT
	P E 8	-	TMR1 _CH1 N	-	-	-	-	-	-	-	-	-	-	SMC_D5	-	1	EVE NTO UT
	P E 9	1	TMR1 _CH1	-	-	1	-	1	-	-	-	-	1	SMC_D6	-	1	EVE NTO UT
	P E 10	-	TMR1 _CH2 N	-	-	1	-	-	-	-	-	-	-	SMC_D7	-	1	EVE NTO UT
	P E 11	-	TMR1 _CH2	-	-	-	-	-	-	-	-	-	-	SMC_D8	-	1	EVE NTO UT
	P E 12	-	TMR1 _CH3 N	-	-	-	-	-	-	-	-	-	-	SMC_D9	-	1	EVE NTO UT
	P E 13	-	TMR1 _CH3	-	-	-	-	-	-	-	-	-	-	SMC_D10	-	1	EVE NTO UT
	P E 14	-	TMR1 _CH4	-	-	-	-	-	-	-	-	-	-	SMC_D11	-	-	EVE NTO UT



		AF0	AF1	AF2	AF3	AF 4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF 13	Α	
'	Port	sys	TMR1	TMR 3/4/5	TMR8/ 9/10/1 1	1/2/ 3	SPI1/SPI2/ I2S2/I2S2e xt	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_FS /OTG_H S	ЕТН	SMC/DMC/ SDIO/OTG_ FS	DC I	F1 4	AF15
	P E 15	-	TMR1 _BKI N	-	-	-	1	1	-	-	-	ı	-	SMC_D12	-	ı	EVE NTO

Table 9 GPIOF Multiplexing Function Configuration

Po	ort	A F 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	A F1 1	AF12	AF1 3	A F1	AF15
PC)TC	S Y S	TM R1/ 2	TMR 3/4/5	TMR8/ 9/10/1 1	I2C1/ 2/3	SPI1/SPI2/I 2S2/I2S2ext	SPI3/I2S ext/I2S3	USART1/2 /3/I2S3ext	UART4/5 /USART6	CAN1/2T MR12/13/1 4	OTG_FS/ OTG_HS	E T H	SMC/DMC/S DIO/OTG_FS	DCI	4	Ai is
	P F0	-	-	-	-	I2C2_ SDA	-	-	-	-	-	-	-	SMC_A0 DMC_A10	-	-	EVEN TOUT
	P F1	-	-	-	-	I2C2_ SCL	-	-	-	-	-	-	-	SMC_A1 DMC_A0	-	-	EVEN TOUT
Po	P F2	-	-	-	-	I2C2_ SMBA	-	-	-	-	-	-	-	SMC_A2 DMC_A1	-	-	EVEN TOUT
rt_ F	P F3	-	-	-	-	-	-	-	-	-	-	-	-	SMC_A3 DMC_A2	-	-	EVEN TOUT
	P F4	-	-	-	-	-	-	-	-	-	-	-	-	SMC_A4 DMC_A3	-	-	EVEN TOUT
	P F5	-	1	-	-	-	-	-	-	-	-	-	-	SMC_A5	1	-	EVEN TOUT



Port	A F 0 S Y	AF 1 TM R1/ 2	AF2 TMR 3/4/5	AF3 TMR8/ 9/10/1 1	AF4	AF5 SPI1/SPI2/I 2S2/I2S2ext	AF6 SPI3/I2S ext/I2S3	AF7 USART1/2 /3/I2S3ext	AF8 UART4/5 /USART6	AF9 CAN1/2T MR12/13/1 4	AF10 OTG_FS/ OTG_HS	A F1 1 E T	AF12 SMC/DMC/S DIO/OTG_FS	AF1 3	A F1 4	AF15
P F6	-	-	-	TMR1 0_CH1	-	-	-	-	-	-	-	- 1	SMC_NIORD DMC_A4	-	1	EVEN TOUT
P F7	-	-	-	TMR11 _CH1	-	-	-	-	-	-	-	1	SMC_NREG DMC_A5	-	1	EVEN TOUT
P F8	-	-	-	-	-	-	-	-	-	TMR13_C H1	-	-	SMC_NIOW R DMC_A6	-	-	EVEN TOUT
P F9	-	-	-	-	-	-	-	-	-	TMR14_C H1	-	-	SMC_CD DMC_A7	-	-	EVEN TOUT
P F1 0	-	-	-	-	-	-	-	-	-	-	-	1	SMC_INTR DMC_A8	-	1	EVEN TOUT
P F1 1	-	-	-	-	-	-	-	-	-	-	-	-	DMC_UDQM	DCI _D1 _2	-	EVEN TOUT
P F1 2	-	-	-	-	-	-	-	-	-	-	-	1	SMC_A6	1	1	EVEN TOUT
P F1 3	-	-	-	-	-	-	-	-	-	-	-	-	SMC_A7	-	-	EVEN TOUT



	4	A F 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	A F1 1	AF12	AF1	A	AF45
Po	ort	S Y S	TM R1/ 2	TMR 3/4/5	TMR8/ 9/10/1 1	I2C1/ 2/3	SPI1/SPI2/I 2S2/I2S2ext	SPI3/I2S ext/I2S3	USART1/2 /3/I2S3ext	UART4/5 /USART6	CAN1/2T MR12/13/1 4	OTG_FS/ OTG_HS	E T H	SMC/DMC/S DIO/OTG_FS	DCI	F1 4	AF15
	P F1 4	1	-	-	-	-	-	-	-	-	-	-	-	SMC_A8	1	-	EVEN TOUT
	P F1 5	-	-	-	-	-	-	-	-	-	-	-	-	SMC_A9	-	-	EVEN TOUT

Table 10 GPIOG Multiplexing Function Configuration

D	4	A F 0	AF 1	AF2	AF3	AF 4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF1	A	AF45
Po	rt	S	TM R1/	TMR 3/4/	TMR8/ 9/10/1	12C 1/2/	SPI1/SPI2/I 2S2/I2S2ex	SPI3/I2 Sext/I2	USART1/ 2/3/I2S3e	UART4/5 /USART	CAN1/2T MR12/13/	OTG_FS /OTG_H	ETH	SMC/DMC/S DIO/OTG_F	DCI	F1 4	AF15
		S	2	5	1	3	t	S3	xt	6	14	7016_н S	LIN	\$	DCI		
Por	P G 0	-	-	-	-	-	-	-	-	-	-	-	-	SMC_A10	-	-	EVE NTO UT
t_ G	P G 1	-	-	-	-	-	-	-	-	-	-	-	-	SMC_A11 DMC_CK	-	-	EVE NTO UT



Po	ort	A F 0 S Y	AF 1 TM R1/ 2	AF2 TMR 3/4/ 5	AF3 TMR8/ 9/10/1 1	AF 4 I2C 1/2/ 3	AF5 SPI1/SPI2/I 2S2/I2S2ex t	AF6 SPI3/I2 Sext/I2 S3	AF7 USART1/ 2/3/I2S3e xt	AF8 UART4/5 /USART 6	AF9 CAN1/2T MR12/13/ 14	AF10 OTG_FS /OTG_H S	AF11 ETH	AF12 SMC/DMC/S DIO/OTG_F S	AF1 3	A F1 4	AF15
	P G 2	_	-	-	-	-	-	-	-	-	-	-	-	SMC_A12 DMC_DQ15	-	-	EVE NTO UT
	P G 3	-	-	-	-	-	-	-	-	-	-	-	-	SMC_A13 DMC_DQ0	-	-	EVE NTO UT
	P G 4	_	-	-	-	-	-	-	-	-	-	-	-	SMC_A14 DMC_DQ1	-	-	EVE NTO UT
	P G 5	_	-	-	-	-	-	-	-	-	-	-	-	SMC_A15 DMC_DQ2	-	-	EVE NTO UT
	P G 6	_	-	-	-	-	-	-	-	-	-	-	-	SMC_INT2 DMC_DQ3	-	-	EVE NTO UT
	P G 7	_	-	-	-	-	-	-	-	USART6 _CK	-	-	-	SMC_INT3	-	-	EVE NTO UT
	P G 8	-	-	-	-	-	-	-	-	USART6 _RTS	-	-	ETH_PP S_OUT	DMC_DQ4	-	-	EVE NTO UT



Port	A F 0 S Y	AF 1 TM R1/ 2	AF2 TMR 3/4/ 5	AF3 TMR8/ 9/10/1	AF 4 I2C 1/2/ 3	AF5 SPI1/SPI2/I 2S2/I2S2ex t	AF6 SPI3/I2 Sext/I2 S3	AF7 USART1/ 2/3/I2S3e xt	AF8 UART4/5 /USART 6	AF9 CAN1/2T MR12/13/ 14	AF10 OTG_FS /OTG_H S	AF11 ETH	AF12 SMC/DMC/S DIO/OTG_F S	AF1 3	A F1 4	AF15
P G 9	-	-	-	-	-	-	-	-	USART6 _RX	-	-	-	SMC_NE2/S MC_NCE3	-	-	EVE NTO UT
P G 10	-	-	-	-	-	-	-	-	-	-	-	-	SMC_NCE4 _1/SMC_NE 3	-	-	EVE NTO UT
P G 11	-	-	-	-	-	-	-	-	-	-	-	ETH_MII _TX_EN ETH_RM II_TX_E N	SMC_NCE4	-	-	EVE NTO UT
P G 12	-	-	-	-	-	-	-	-	USART6 _RTS	-	-	-	SMC_NE4	-	1	EVE NTO UT
P G 13	-	-	-	-	-	-	-	-	USART6 _CTS	-	-	ETH_MII _TXD0 ETH_RM II_TXD0	SMC_A24	-	-	EVE NTO UT
P G 14	-	-	-	-	-	-	-	-	USART6 _TX	-	-	ETH_MII _TXD1 ETH_RM II_TXD1	SMC_A25	-	-	EVE NTO UT



D.	n 4	A F 0	AF 1	AF2	AF3	AF 4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF1 3	A F1	A E46
PC	ort	S Y	TM R1/	TMR 3/4/	TMR8/ 9/10/1	12C 1/2/	SPI1/SPI2/I 2S2/I2S2ex	SPI3/I2 Sext/I2	USART1/ 2/3/I2S3e	UART4/5 /USART	CAN1/2T MR12/13/	OTG_FS /OTG_H	ETH	SMC/DMC/S DIO/OTG_F	DCI	4	AF15
		s	2	5	1	3	t	S3	xt	6	14	s		s			
	Р									USART6					DCI		EVE
	G	-	-	-	-	-	-	-	-	_CTS	-	-	-	DMC_LDQM	_D1	-	NTO
	15									_010					3		UT

Table 11 GPIOH Multiplexing Function Configuration

D	ort	A F 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	A F1	AF15
	or t	S Y S	TM R1/ 2	TMR 3/4/5	TMR8/ 9/10/1 1	I2C1/ 2/3	SPI1/SPI2/ I2S2/I2S2e xt	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_FS/ OTG_HS	ЕТН	SMC/DMC/ SDIO/OTG_ FS	DCI	4	AFIS
	Р																EVE
	Н	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	NTO
	0																UT
Ро	Р																EVE
rt_	Н	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	NTO
Н	1																UT
	Р												ETH M				EVE
	Н	-	-	-	-	-	-	-	-	-	-	-	ETH_M	-	-	-	NTO
	2												II_CRS				UT



Port	A F 0 S Y	AF 1 TM R1/	AF2 TMR 3/4/5	AF3 TMR8/ 9/10/1	AF4	AF5 SPI1/SPI2/ I2S2/I2S2e	AF6 SPI3/I2 Sext/I2	AF7 USART1/ 2/3/I2S3e	AF8 UART4/ 5/USAR	AF9 CAN1/2T MR12/13/	AF10 OTG_FS/ OTG_HS	AF11 ETH	AF12 SMC/DMC/ SDIO/OTG_	AF13	A F1 4	AF15
_	S	2		1		xt	S3	xt	Т6	14			FS			
P H 3	-	-	-	-	-	-	-	-	-	-	-	ETH_M II_COL	DMC_A9	-	-	EVE NTO UT
P H 4	-	-	-	-	I2C2 _SCL	-	-	-	-	-	OTG_HS _ULPI_N XT	-	-	-	-	EVE NTO UT
P H 5	-	-	-	-	I2C2 _SDA	-	-	-	-	-	-	-	-	-	-	EVE NTO UT
P H 6	-	-	-	-	I2C2 _SM BA	-	-	-	-	TMR12_C H1	-	ETH_M II_RXD 2	-	-	-	EVE NTO UT
P H 7	-	-	-	-	I2C3 _SCL	-	-	-	-	-	-	ETH_M II_RXD 3	-	-	-	EVE NTO UT
P H 8	-	-	-	-	I2C3 _SDA	-	-	-	-	-	-	-	DMC_DQ8	DCI_ HSY NC	-	EVE NTO UT
P H 9	-	-	-	-	I2C3 _SM BA	-	-	-	-	TMR12_C H2	-	-	-	DCI_ D0	-	EVE NTO UT



Po	ort	A F 0	AF 1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	A F1	AF15
	,,,,	S Y S	TM R1/ 2	TMR 3/4/5	TMR8/ 9/10/1 1	I2C1/ 2/3	SPI1/SPI2/ I2S2/I2S2e xt	SPI3/I2 Sext/I2 S3	USART1/ 2/3/I2S3e xt	UART4/ 5/USAR T6	CAN1/2T MR12/13/ 14	OTG_FS/	ЕТН	SMC/DMC/ SDIO/OTG_ FS	DCI	4	A. 10
	P H 10	-	-	TMR 5_C H1	-	-	-	-	-	-	-	-	-	DMC_DQ9	DCI_ D1	-	EVE NTO UT
	P H 11	-	1	TMR 5_C H2	-	-	-	1	-	-	-	-	-	-	DCI_ D2	-	EVE NTO UT
	P H 12	-	1	TMR 5_C H3	-	-	-	-	-	-	-	-	-	-	DCI_ D3	-	EVE NTO UT
	P H 13	-	1	-	TMR8 _CH1 N	-	-	-	-	-	CAN1_TX	-	-	DMC_DQ5	-	-	EVE NTO UT
	P H 14	-	-	-	TMR8 _CH2 N	-	-	-	-	-	-	-	-	-	DCI_ D4	-	EVE NTO UT
	P H 15	-	-	-	TMR8 _CH3 N	-	-	-	-	-	-	-	-	DMC_DQ6	DCI_ D11	-	EVE NTO UT



Table 12 GPIOI Multiplexing Function Configuration

Po	ort	A F 0 S Y S	AF 1 TM R1/ 2	AF2 TMR 3/4/5	AF3 TMR8/ 9/10/1 1	AF 4 I2C 1/2/ 3	AF5 SPI1/SPI2/I 2S2/I2S2ex t	AF6 SPI3/I2 Sext/I2 S3	AF7 USART1/ 2/3/I2S3e xt	AF8 UART4/ 5/USAR T6	AF9 CAN1/2T MR12/13/ 14	AF10 OTG_FS/ OTG_HS	AF11 ETH	AF12 SMC/DMC/S DIO/OTG_F S	AF13	A F1 4	AF15
	PI 0	-	-	TMR 5_CH 4	-	-	SPI2_NSS I2S2_WS	-	-	-	-	-	-	-	DCI_ D13	-	EVE NTO UT
	PI 1	1	-	-	-	1	SPI2_SCK I2S2_CK	1	1	-	-	-	-	-	DCI_ D8	ı	EVE NTO UT
	PI 2	-	-	-	TMR8 _CH4	1	SPI2_MIS O	I2S2ext _SD	-	-	-	-	-	-	DCI_ D9	1	EVE NTO UT
Po rt_ I	PI 3	-	-	-	TMR8 _ETR	-	SPI2_MOS I I2S2_SD	-	-	-	-	-	-	DMC_DQ7	DCI_ D10	1	EVE NTO UT
	PI 4	-	-	-	TMR8 _BKIN	-	-	-	-	-	-	-	-	-	DCI_ D5	-	EVE NTO UT
	PI 5	-	-	-	TMR8 _CH1	-	-	-	-	-	-	-	-	-	DCI_ VSYN C	-	EVE NTO UT
	PI 6	-	-	-	TMR8 _CH2	-	-	-	-	-	-	-	-	-	DCI_ D6	1	EVE NTO UT



Por	rt	A F 0 S Y	AF 1 TM R1/	AF2	AF3 TMR8/ 9/10/1	AF 4 I2C 1/2/	AF5 SPI1/SPI2/I 2S2/I2S2ex	AF6 SPI3/I2 Sext/I2	AF7 USART1/ 2/3/I2S3e	AF8 UART4/ 5/USAR	AF9 CAN1/2T MR12/13/	AF10 OTG_FS/	AF11	AF12 SMC/DMC/S DIO/OTG_F	AF13	A F1 4	AF15
		S	2	3/4/5	1	3	t	S3	xt	Т6	14	OTG_HS		s			
	PI 7	-	-	-	TMR8 _CH3	-	-	-	-	-	-	-	-	DMC_WE	DCI_ D7	-	EVE NTO UT
	PI 8	-	-	-	-	-	-	-	-	-	-	-	-	DMC_CAS	-	-	EVE NTO UT
	PI 9	-	-	-	-	-	1	-	-	-	CAN1_RX	-	-	DMC_RAS	-	-	EVE NTO UT
	PI 1 0	1	1	-	-	1	-	-	-	-	-	-	ETH_MI I_RX_E R	DMC_CS	-	-	EVE NTO UT
	PI 1 1	-	-	-	-	-	-	-	-	-	-	OTG_HS _ULPI_DI R	-	DMC_BA	-	-	EVE NTO UT



4 Function Description


This chapter mainly introduces the system architecture, interrupt, on-chip memory, clock, power supply and peripheral features of APM32F405xG 407xExG series products; for information about the Arm® Cortex®-M4 core, please refer to the *Arm® Cortex®-M4 Technical Reference Manual*, which can be downloaded from Arm's website.



4.1 System architecture

4.1.1 System block diagram


Figure 5 APM32F405xG 407xExG System Block Diagram





4.1.2 Address mapping

Figure 6 APM32F405xG 407xExG Series Address Mapping Diagram





4.1.3 Startup configuration

At startup, the user can select one of the following three startup modes by setting the high and low levels of the Boot pin:

- Startup from main memory
- Startup from BootLoader
- Startup from built-in SRAM

The user can use serial interface to reprogram the user Flash if starting up from BootLoader.

4.2 **Core**

The core of APM32F405xG 407xExG is Arm® Cortex®-M4 with FPU computing unit. Based on this platform, the development cost is low and the power consumption is low. It can provide excellent computing performance and advanced system interrupt response, and is compatible with all Arm tools and software.

4.3 Interrupt controller

4.3.1 Nested Vector Interrupt Controller (NVIC)

It embeds a nested vectored interrupt controller (NVIC) that can handle up to 79 maskable interrupt channels (not including 16 interrupt lines of Cortex®-M4) and 8 priority levels. The interrupt vector entry address can be directly transmitted to the core, so that the interrupt response processing with low delay can give priority to the late higher priority interrupt.

4.3.2 External Interrupt/Event Controller (EINT)

The external interrupt/event controller consists of 23 edge detectors, and each detector includes edge detection circuit and interrupt/event request generation circuit; each detector can be configured as rising edge trigger, falling edge trigger or both and can be masked independently. Up to 140 GPIOs can be connected to 16 external interrupt lines.

4.4 On-chip memory

On-chip memory includes main memory area, SRAM and information block; the information block includes system memory area and option byte; the system memory area stores BootLoader, 96-bit unique device ID and capacity information of main memory area; the system memory area has been written into the program when leaving the factory and cannot be erased.

Table 13 On-chip Memory Area

Memory	Maximum capacity	Function
Main memory area	1MB	Store user programs and data
SRAM	192 KB	CPU can access at 0 wait cycle (read/write)
System momenty area	30KB	Store BootLoader, 96-bit unique device ID, and main memory
System memory area	JUND	area capacity information



Memory	Maximum capacity	Function
Option byte	16Bvtes	Configure main memory area read-write protection and MCU
Option byte	Tobytes	working mode

4.4.1 Configurable external memory controller (EMMC)

APM32F405xG 407xExG series integrates EMMC module, consists of SMC (static memory controller), DMC (dynamic memory controller), and supports PC card, SRAM, SDRAM, PSRAM, NorFlash and NandFlash.

Function introduction:

- Three EMMC interrupt sources, connected to NVIC unit through logic or
- Write FIFO
- The code can run in off-chip memories except NAND flash and PC card
- Connect to LCD

4.4.2 LCD parallel interface (LCD)

EMMC can be configured to seamlessly connect with most graphic LCD controllers, and supports the modes of Intel 8080 and Motorola 6800, and can flexibly connect with specific LCD interface. This LCD parallel interface can be used to easily build a simple graphics application environment or the high-performance scheme of the special acceleration controller can be used.


4.5 Clock

4.5.1 Clock tree

Clock tree of APM32F405xG 407xExG is shown in the figure below:



SEMICONDUCT



4.5.2 Clock source

Clock source is divided into high-speed clock and low-speed clock according to the speed; the high-speed clock includes HSICLK and HSECLK, and the low-speed clock includes LSECLK



and LSICLK; besides, some modules may have additional clock source pins to obtain the required clock frequency through external circuits.

4.5.3 System clock

HSICLK, PLLCLK and HSECLK can be selected as system clock; the clock source of PLLCLK can be HSICLK or HSECLK; the required system clock can be obtained by configuring PLL clock multiplier factor and frequency division factor.

When the product is reset and started, HSICLK is selected as the system clock by default, and then the user can choose one of the above clock sources as the system clock. When HSECLK failure is detected, the system will automatically switch to the HSICLK, and if an interrupt is enabled, the software can receive the related interrupt.

4.5.4 Bus clock

AHB, APB1 and APB2 buses are built in. The clock source of AHB is SYSCLK, and the clock source of APB1 and APB2 is HCLK; the required clock can be obtained by configuring the frequency division factor. The maximum frequency of AHB is 168MHz, the maximum frequency of APB2 is 84MHz, and the maximum frequency of APB1 is 42MHz.

4.5.5 Phase locked loop

APM32F405xG 407xExG series product has two PLL, one is PLL (PLL1), and the other is PLL (PLL2) specially used to provide specific clock frequency for I2S. They all need to generate different clock frequencies by configuring parameters. Please refer to the *User Manual* for specific parameters and configuration registers.

4.6 Power and power management

4.6.1 Power supply scheme

Table 14 Power Supply Scheme

Name	Voltage range	Description
V	1.8∼3.6V	I/O (see pin distribution diagram for specific IO) and internal voltage regulator
V _{DD}	1.6∼3.6∨	are powered through V _{DD} pin.
VDDA/VSSA	1.8∼3.6V	Supply power for ADC, DAC, reset module, RC oscillator and PLL analog part;
V DDA/ V SSA	1.6/~3.60	when ADC or DAC is used, V_{DDA} and V_{SSA} must be connected to V_{DD} and $V_{\text{SS}}.$
\/	1.8∼3.6V	When V _{DD} is disabled, RTC, external 32KHz oscillator and backup register are
VBAT	1.6/~3.60	powered through internal power switch.

4.6.2 Voltage regulator

Table 15 Regulator Operating Mode

Name	Description
Master mode (MR)	Used in run mode
Low-power mode (LPR)	Used in stop mode



Name	Description
	Used in standby mode; when the voltage regulator has high-impedance output, the core
Power-down mode	circuit is powered down, the power consumption of the voltage regulator is zero, and all
	data of registers and SRAM will be lost.

Note: The voltage regulator is always in working state after reset, and outputs with high impedance in power-down mode.

4.6.3 Power supply voltage monitor

Power-on reset (POR), power-down reset (PDR) and brown-out reset circuits are integrated inside the product. These three circuits are always in working condition. When the power-down reset circuit monitors that the power supply voltage is lower than the specified threshold value (V_{POR/PDR}), even if the external reset circuit is used, the system will remain reset.

The product has a built-in programmable power supply voltage monitor (PVD) that can monitor V_{DD} and compare it with V_{PVD} threshold. When V_{DD} is outside the V_{PVD} threshold range and the interrupt is enabled, the MCU can be set to a safe state through the interrupt service program.

4.7 Low-power mode

APM32F405xG 407xExG supports three low-power modes, namely, sleep mode, stop mode and standby mode, and there are differences in power, wake-up time and wake-up mode among these three modes. The low-power mode can be selected according to the actual application requirements.

Table 16 Low-power Mode

Mode	Description
Sleep mode	The core stops working, all peripherals are working, and it can be woken up through interrupts/events
Stop mode	Under the condition that SRAM and register data are not lost, the lowest power consumption can be achieved in stop mode; The clock of the internal 1.3V power supply module will stop, HSECLK crystal resonator, HSICLK and PLL will be disabled, and the voltage regulator can be configured in normal mode or low-power mode; Any external interrupt line can wake up MCU, and the external interrupt lines include one of the 16 external interrupt lines, PVD output, RTC and USB_OTG.
Standby mode	The power consumption in this mode is the lowest; Internal voltage regulator is turned off, all 1.3V power supply modules are powered down, HSECLK crystal resonator, and HSICLK clocks are disabled, SRAM and register data disappear, RTC area and backup register contents remain, and the standby circuit still works; The external reset signal on NRST, IWDT reset, rising edge on WKUP pin or RTC event will wake MCU out of standby mode.

4.8 **DMA**

2 built-in DMA, 16 data streams in total. Each data stream corresponds to 8 channels, but each



data stream can only use 1 channel at the same time. The peripherals supporting DMA requests are ADC, SPI, USART, I2C, and TMRx. Four levels of DMA channel priority can be configured. Support "memory→memory, memory→peripheral, peripheral→memory" data transmission (the memory includes Flash、SRAM、SDRAM).

4.9 **GPIO**

GPIO can be configured as general input, general output, multiplexing function and analog input and output. The general input can be configured as floating input, pull-up input and pull-down input; the general output can be configured as push-pull output and open-drain output; the multiplexing function can be used for digital peripherals; and the analog input and output can be used for analog peripherals and low-power mode; the enable and disable pull-up/pull-down resistor can be configured; the speed of 2MHz, 10MHz and 50MHz can be configured; the higher the speed is, the greater the power and the noise will be.

4.10 Communication peripherals

4.10.1 USART/UART

Up to 6 universal synchronous/asynchronous transmitter receivers are built in the chip. The USART1/6 interfaces can communicate at a rate of 10.5Mbit/s, while other USART/UART interfaces can communicate at a rate of 5.25Mbit/s. All USART/UART interfaces can configure baud rate, parity check bit, stop bit, and data bit length; they all can support DMA. USART/UART function differences are shown in the table below:

USART1 USART mode/function **USART2 USART3 UART4** UART5 **USART6** $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ Hardware flow control of modem $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ Smart card mode $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ IrDA SIR coder-encoder functions $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ LIN mode Standard characteristics $\sqrt{}$ SPI host Maximum baud rate under 16-time oversampling 5.25 2.62 5.25 2.62 2.62 2.62 (Mbit/s) Maximum baud rate under 8-time oversampling 10.50 5.25 5.25 5.25 5.25 10.5 (Mbit/s) APB2 APB1 APB1 APB mapping APB1 APB1 APB2

Table 17 USART/UART Function Differences

Note: $\sqrt{\ }$ = support.

4.10.2 I2C

I2C1/2/3 bus interfaces are built-in and they all can work in multiple-master or slave modes,



support 7-bit or 10-bit addressing, and support dual-slave addressing in 7-bit slave mode; the communication rate supports standard mode (up to 100kbit/s) and fast mode (up to 400kbit/s); hardware CRC generator/checker are built in; they can operate with DMA and support SMBus 2.0 version/PMBus.

4.10.3 SPI/I2S

3 built-in SPI, support full-duplex and half-duplex communication in master mode and slave mode, can use DMA controller, and can configure 4~16 bits per frame, and 3 SPI can communicate at a rate of up to 42Mbit/s, 21MBit/s and 21MBit/s respectively.

2 built-in I2S (multiplexed with SPI2 and SPI3 respectively), support half-duplex communication in master mode and slave mode, support synchronous transmission, and can be configured with 16-bit, 24-bit and 32-bit data transfer with 16-bit or 32-bit resolution. The configurable range of audio sampling rate is 8kHz~192kHz; when one or two I2S interfaces are configured as the master mode, the master clock can be output to external DAC or decoder (CODEC) at 256-time sampling frequency.

4.10.4 CAN

2 built-in CAN, compatible with 2.0A and 2.0B (active) specification, and can communicate at a rate of up to 1Mbit/s. It can receive and transmit standard frame of 11-bit identifier and extended frame of 29-bit identifier. It has 3 sending mailboxes and 2 receiving FIFO, and 14 3-level adjustable filters.

4.10.5 USB_OTG

Three USB controllers, namely, one OTG_FS and two OTG_HS, are embedded in the product. They all can support both host and slave functions to comply with the On-The-Go supplementary standard of USB 2.0 specification, and can also be configured as "Host only" or "Slave only" mode, to fully comply with USB 2.0 specification. OTG_FS clock (48MHz) is output by specific PLL, and OTG_HS clock (60MHz) is provided by external PHY.

4.10.6 Ethernet

Provides an IEEE-802.3-2002 compatible MAC for Ethernet LAN communication over MII or RMII. This MCU requires a PHY connection to a physical LAN bus. The PHY connects to the MII port, uses 17 signals for MII or 9 signals for RMII, and can use a 25MHz clock (MII) from the kernel.

4.10.7 SDIO

The secure digital input/output interface can connect SD card, SD I/O card, multi-media card (MMC) and CE-ATA card master interfaces, and provide data transmission between APB2 system bus and SD memory card, SD I/O card, MMC and CE-ATA device.



4.11 Analog peripherals

4.11.1 ADC

3 built-in ADC with 12-bit accuracy, up to 21 external channels and 3 internal channels for each ADC. The internal channels measure the temperature sensor voltage, reference voltage and backup voltage respectively. A/D conversion mode of each channel has single, continuous, scan or intermittent modes, ADC conversion results can be left aligned or right aligned and stored in 16-bit data register; they support analog watchdog, and DMA.

4.11.1.1 Temperature sensor

1 temperature sensor (TSensor) is built in, which is internally connected with ADC_IN16 channel. The voltage generated by the sensor changes linearly with temperature and the converted voltage value can be obtained by ADC and converted into temperature.

4.11.1.2 Internal reference voltage

Built-in reference voltage V_{REFINT}, internally connected to ADC_IN17 channel; V_{REFINT} can be obtained through ADC; V_{REFINT} provides stable voltage output for ADC.

4.11.2 DAC

2 built-in 12-bit DAC, each corresponding to an output channel, which can be configured as 8-bit and 12-bit modes, and the DMA function is supported. The waveform generation supports noise wave and triangle wave. The conversion mode supports independent or simultaneous conversion and the trigger mode supports external signal trigger and internal timer update trigger.

4.12 **Timer**

2 built-in 16-bit advanced timers (TMR1/8), 8 16-bit general-purpose timers (TMR3/4/9/10/11/12/13/14), 2 32-bit general timers (TMR2/5), 2 16-bit basic timers (TMR6/7), 1 independent watchdog timer, 1 window watchdog timer and 1 system tick timer.

Watchdog timer can be used to detect whether the program is running normally.

The system tick timer is the peripheral of the core with automatic reloading function. When the counter is 0, it can generate a maskable system interrupt, which can be used for real-time operating system and general delay.

Table 18 Function Comparison between Advanced/General-purpose/Basic and System Tick Timers

Timer type	System tick timer	Basic timer	General-purpose timer		Advanced timer
Timer name	Sys Tick Timer	TMR6/7	TMR2/5	TMR3/4/9/10/1 1/12/13/14	TMR1/8
Counter resolution	24 bits	16 bits	32 bits	16 bits	16 bits



Timer type	System tick timer	Basic timer	General-purpose timer	Advanced timer
Counter type	Down	Up	Up, down, up/down	Up, down, up/down
Prescaler factor	-	Any integer between 1 and 65536	Any integer between 1 and 65536	Any integer between 1 and 65536
Generate DMA request	-	OK	OK	OK
Capture/comp are register	-	-	4	4
Complementar y output	-	None	None	Yes
Pin characteristics	-	-	1-way external trigger signal input pin; 4-way non-complementary channel pin.	1-way external trigger signal input pin; 1-way braking input signal pin; 3-pair complementary channel pins; 1-way non-complementary channel pin.
Function Description	Special for real- time operating system. Automatic reloading function supported. When the counter is 0, it can generate a maskable system interrupt. Can program the clock source.	Used to generate DAC trigger signals. Can be used as a 16- bit general-purpose timebase counter.	Synchronization or event chaining function provided. Timers in debug mode can be frozen. Can be used to generate PWM output. Each timer has independent DMA request mechanism. It can handle incremental encoder signals.	It has complementary PWM output with dead band insertion. When configured as a 16- bit standard timer, it has the same function as the TMRx timer. When configured as a 16- bit PWM generator, it has full modulation capability (0~100%). In debug mode, the timer can be frozen, and PWM output is disabled. Synchronization or event chaining function provided.

Table 19 Function Comparison between IWDT and WWDT

Name	Counter resolution	Counter type	Prescaler factor	Function description
Independent watchdog	12 bits	Down	Any integer between 1 and 256	The clock is provided by an internally independent RC oscillator of 28KHz, which is independent of the master clock, so it can run in stop and standby modes.



Name	Counter resolution	Counter type	Prescaler factor	Function description
				The whole system can be reset in case of
				problems.
				It can provide timeout management for
				applications as a free-running timer.
				It can be configured as a software or hardware
				startup watchdog through option bytes.
				Timers in debug mode can be frozen.
				Can be set for free running.
				The whole system can be reset in case of
Window	7 bits	Down		problems.
watchdog	7 bits	Down	-	Driven by the master clock, it has early interrupt
				warning function;
				Timers in debug mode can be frozen.

4.13 **RTC**

1 RTC is built in, and there are LSECLK signal input pins (OS32_IN and OS32_OUT) and 2 TAMP input signal detection pins (RTC_TAMP1/2); the clock source can select external 32.768kHz crystal oscillator, resonator or oscillator, LSICLK and HSECLK/128; it is powered by V_{DD} by default; when V_{DD} is powered off, it can be automatically switched to V_{BAT} power supply, and RTC configuration and time data will not be lost; RTC configuration and time data will not be lost in case of system reset, software reset and power-on reset; it supports clock and calendar functions.

4.13.1 Backup domain

4KB backup SRAM and 20 backup registers are built in, and are powered by V_{DD} by default; when V_{DD} is powered off, it can be automatically switched to V_{BAT} power supply, and the data in backup register will not be lost; the data in backup register will not be lost in case of system reset, software reset and power-on reset.

4.14 **RNG**

A RNG is embedded, and it provides 32-bit random number generated by the integrated simulation.

4.15 **DCI**

DCI is used to receive high-speed data streams from CMOS camera. It supports different data formats and is applicable to black-and-white cameras, X24 cameras and so on.



4.16 **CRC**

1 CRC (cyclic redundancy check) computing unit is built in, which can generate CRC codes and operate 8-bit, 16-bit and 32-bit data.

5 Electrical Characteristics

5.1 Test conditions of electrical characteristics

5.1.1 Maximum and minimum values

Unless otherwise specified, all products are tested on the production line at T_A =25 $^{\circ}$ C. Its maximum and minimum values can support the worst environmental temperature, power supply voltage and clock frequency.

In the notes at the bottom of each table, it is stated that the data are obtained through comprehensive evaluation, design simulation or process characteristics and are not tested on the production line; on the basis of comprehensive evaluation, after passing the sample test, take the average value and add and subtract three times the standard deviation (average $\pm 3\Sigma$) to get the maximum and minimum values.

5.1.2 Typical value

Unless otherwise specified, typical data are measured based on $T_A=25^{\circ}C$, $V_{DD}=V_{DDA}=3.3V$. These data are only used for design guidance.


5.1.3 Typical curve

Unless otherwise specified, typical curves will only be used for design guidance and will not be tested.



5.1.4 Power supply scheme

Figure 8 Power Supply Scheme



Notes: $V_{\text{DD}x}$ in the figure means the number of V_{DD} is x



5.1.5 Load capacitance

Figure 9 Load conditions when measuring pin parameters




Figure 10 Pin Input Voltage Measurement Scheme





Figure 11 Power Consumption Measurement Scheme



5.2 Test under general operating conditions

Table 20 General Operating Conditions

Symbol	Parameter	Conditions	Minimum value	Maximum value	Unit
f _{HCLK}	Internal AHB clock frequency	-	-	168	
f _{PCLK1}	Internal APB1 clock frequency	-	-	42	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	-	84	
V_{DD}	Main power supply voltage	-	1.8	3.6	V
V_{DDA}	Analog power supply voltage	Must be the same	1.8	2.4	V



Symbol	Parameter	Conditions	Minimum value	Maximum value	Unit
	(When neither ADC nor DAC is used)	as V _{DD}			
	Analog power supply voltage (When ADC and DAC are used)		2.4	3.6	
V _{BAT}	Power supply voltage of backup domain	-	1.65	3.60	V
T _A	Ambient temperature (temperature number 6)	Maximum power dissipation	-40	85	$^{\circ}$

5.3 **Absolute maximum ratings**

If the load on the device exceeds the absolute maximum rating, it may cause permanent damage to the device. Here, only the maximum load that can be borne is given, and there is no guarantee that the device functions normally under this condition.

5.3.1 Maximum temperature characteristics

Table 21 Temperature Characteristics

Symbol	Description	Value	Unit
T _{STG}	Storage temperature range	-65 ~ +150	$^{\circ}\!\mathbb{C}$
TJ	Maximum junction temperature	125	$^{\circ}$ C

5.3.2 Maximum rated voltage characteristics

All power supply (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the power supply within the external limited range.

Table 22 Maximum Rated Voltage Characteristics

Table 22 Maximum Hated Vellage Characteries					
Symbol	Symbol Description		Maximum value	Unit	
V _{DD} - V _{SS}	External main power supply voltage	-0.3	4.0		
V _{IN}	Input voltage on FT pins	V _{SS} -0.3	V _{DD} +4	V	
VIN	Input voltage on other pins	Vss-0.3	4.0		
ΔV_{DDx}	Voltage difference between different power supply pins	-	50	mV	
Vssx-Vss	Voltage difference between different grounding pins	-	50	IIIV	

5.3.3 Maximum rated current characteristics

Table 23 Current Characteristics

Symbol			Unit	
I _{VDD}	Total current through V_{DD}/V_{DDA} power line (supply current) $^{(1)}$	240	mΛ	
Ivss	Total current through V_{SS} ground line (outflow current) $^{(1)}$	240	mA	



Symbol	Description	Maximum value	Unit
l	Sink current on any I/O and control pin	25	
lio	Source current on any I/O and control pin	25	
I(2)	Injection current of 5T pin	-5/+0	
I _{INJ(PIN)} ⁽²⁾	Injection current of other pins	±5	
ΣI _{INJ(PIN)} ⁽²⁾	Total injection current on all I/O and control pins (4)	±25	

- 1. All power supply (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) must always be within the allowed range.
- 2. The outflow current will interfere with the analog performance of the device.
- 3. I/O cannot be injected positively: when V_{IN}<V_{SS}, I_{INJ(PIN)} cannot exceed the maximum allowable input voltage value.
- 4. If V_{IN} exceeds the maximum value, IINJ(PIN) must be externally limited not to exceed the maximum value. When $V_{IN} > V_{DD}$, the current flows into the pins; when $V_{IN} < V_{SS}$, the current flows out of the pins.
- 5. When the current is injected into several I/O ports at the same time, the maximum value of Σ IINJ(PIN) is the sum of instantaneous absolute value of inflow current and outflow current.

5.3.4 Electro-static discharge (ESD)

Table 24 ESD Absolute Maximum Ratings

Symbol	Parameter	Conditions	Range	Unit
Vesd(HBM)	Electrostatic discharge voltage (human body model)	TA=+25 ℃, conforming to JESD22-A114	±4500	V

Note: The samples are measured by a third-party testing organization and are not tested in production.

5.3.5 Static latch-up (LU)

Table 25 Static Latch-up

Symbol	Parameter	Conditions	Туре
111	Class of static	T _A =+105℃, conforming to JESD78A	Class II A
LU	latch-up	TA-+ 100 C, comonning to 3E3D76A	Class II A

Note: The samples are measured by a third-party testing organization and are not tested in production.

5.4 On-chip memory

5.4.1 Flash characteristics

Table 26 Flash Memory Characteristics

Table 20 Fideli Memory Characteriotics								
Symbol	Parameter		Conditions	Minimum value	Typical value	Maximum value	Unit	
t _{prog}	8/16/32-bit programming time		$T_A = -40 \sim 105$ °C $V_{DD} = 2.4 \sim 3.6$ V	-	43	60	μs	
	Page (16KBytes) erase time 8 bits 16 bits 32 bits	8 bits	_	-	60	120		
terase1		16 bits	$T_A = -40 \sim 105^{\circ}$ C $V_{DD} = 2.4 \sim 3.6$ V	-	60	120	ms	
		32 bits	VDD-2.1 0.0 V	-	60	120		



Symbol	Parameter		Conditions	Minimum value	Typical value	Maximum value	Unit
		8 bits		-	250	500	
t _{ERASE2}	Page (64KBytes) erase time	16 bits		-	250	500	
	unic	32 bits		-	250	500	
		8 bits		-	500	1000	
terase3	Page (128KBytes) erase time	16 bits		-	500	1000	
	unic	32 bits		-	500	1000	
		8 bits		-	10	20	
t _{ME}	Mass erase time	16 bits	$T_A = -40 \sim 105^{\circ}C$ $V_{DD} = 2.4 \sim 3.6V$	-	10	20	ms
		32 bits	VDD-2.1 0.0 V	-	10	20	
	Voltage of 8-bit programming Voltage of 16-bit programming Voltage of 32-bit programming			1.8	-	3.6	
V_{prog}			T _A = -40~105°C	2.1	-	3.6	V
				2.7	-	3.6	

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

5.5 Clock

5.5.1 Characteristics of external clock source

5.5.1.1 High-speed external clock generated by crystal resonator

For detailed parameters (frequency, package, precision, etc.) of crystal resonator, please consult the corresponding manufacturer.

Table 27 HSECLK4~26MHz Oscillator Characteristics

Symbol	Parameter	Conditions	Minimum value	Typical value	Maximum value	Unit
fosc IN	Oscillator	-	4	8	26	MHz
1000	frequency		-			
R_{F}	Feedback	_	_	200	_	kΩ
IXF	resistance		_	200	_	1/22
1	HSECLK current	V _{DD} =3.3V,			0.5	A
IDD(HSECLK)	consumption	C _L =10pF@8MHz	-		0.5	mA
tsu(HSECLK)	Start-up Time	V _{DD} is stable	-	2	-	ms

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

5.5.1.2 Low-speed external clock generated by crystal resonator

For detailed parameters (frequency, package, precision, etc.) of crystal resonator, please consult the corresponding manufacturer.



Table 28 LSECLK Oscillator Characteristics (f_{LSECLK} =32.768KHz)

Symbol	Parameter	Conditions	Minimum value	Typical value	Maximum value	Unit
fosc_in	Oscillator frequency	-	-	32.768	-	KHz
I _{DD(LSECLK)}	LSECLK current consumption	-	-	-	1	μΑ
tsu(LSECLK) ⁽¹⁾	Start-up Time	V _{DD} is stable	-	2	-	S

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

(1) tsu(LSECLK) is the startup time, which is measured from the time when LSECLK is enabled by software to the time when stable oscillation at 32.768KHz is obtained. This value is measured by using a standard crystal resonator, which may vary greatly due to different crystal manufacturers.

5.5.2 Characteristics of internal clock source

5.5.2.1 High-speed internal (HSICLK) RC oscillator

Table 29 HSICLK Oscillator Characteristics

Symbol	Parameter		Conditions		Typical value	Maximum value	Unit
fHSICLK	Frequency		-	-	16	-	MHz
	Accuracy of	Footony	$V_{DD}=3.3V$, $T_A=25^{\circ}C^{(1)}$	-1	-	1	%
Acc(HSICLK)	HSICLK oscillator	Factory calibration	V _{DD} =2-3.6V,T _A =-40~105℃	-2	-	4	%
IDDA(HSICLK)	Power consumption of HSICLK oscillator		-	-	100	120	μА
tsu(HSICLK)	Startup time of HSICLK oscillator	V	V _{DD} =3.3V,T _A =-40~105℃		3.7	5	μs

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

5.5.2.2 Low-speed internal (LSICLK) RC oscillator

Table 30 LSICLK Oscillator Characteristics

Symbol	Parameter	Minimum value	Typical value	Maximum value	Unit
fLSICLK	Frequency (V _{DD} =2-3.6V, T _A =-40~105 $^{\circ}$ C)	20	28	35	KHz
IDD(LSICLK)	Power consumption of LSICLK oscillator	-	0.4	0.6	μΑ
tsu(LSICLK)	Startup time of LSICLK oscillator, (V _{DD} =3.3V, T _A =- $40 \sim 105^{\circ}\text{C}$)	-	16	40	μs

Note: The data are obtained from a comprehensive evaluation and are not tested in production.



5.5.3 PLL Characteristics

Table 31 PLL1 Characteristics

			Value			
Symbol	Parameter	Minimum value	Typical value	Maximum value	Unit	
f	PLL1 input clock	0.92	1	2.1	MHz	
f _{PLL1_IN}	PLL1 input clock duty cycle	40	-	60	%	
fpll1_OUT	PLL1 frequency multiplier output clock (V _{DD} =3.3V, T _A =- $40\sim105^{\circ}\mathrm{C}$)	24	-	168	MHz	
fPLL1_48_OUT	PLL1 frequency multiplier output 48MHz clock (V _{DD} =3.3V, T _A =-40~105°C)	-	48	75	MHz	
t _{LOCK1}	PLL1 phase locking time	60	-	120	μs	

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

Table 32 PLL2 Characteristics

			Value	Value		
Symbol	Parameter	Minimum value	Typical value	Maximum value	Unit	
6	PLL2 input clock	0.92	1	2.1	MHz	
f _{PLL2_IN}	PLL2 input clock duty cycle	40	-	60	%	
f _{PLL2_OUT}	PLL2 frequency multiplier output clock (V _{DD} =3.3V, T _A =- $40\sim105^{\circ}\mathrm{C}$)	20	-	144	MHz	
tLOCK1	PLL phase locking time	82	-	150	μs	

5.6 Reset and power management

5.6.1 Test of Embedded Reset and Power Control Module Characteristics

Table 33 Embedded Reset and Power Control Module Characteristics

Symbol	Parameter	Conditions	Minimum value	Typical value	Maximum value	Unit
V	Power-on/power-down	Falling edge	1.68	1.70	1.70	V
Vpor/pdr	reset threshold	Rising edge	1.71	1.72	1.73	V
	Under-voltage	Falling edge	2.19	2.21	2.24	V
V _{BOR1}	threshold level 1	Rising edge	2.27	2.29	2.30	V
\/	Under-voltage	Falling edge	2.49	2.51	2.55	V
V_{BOR2}	threshold level 2	Rising edge	2.56	2.58	2.59	V
\/	Under-voltage	Falling edge	2.81	2.84	2.87	V
V _{BOR3}	threshold level 3	Rising edge	2.89	2.91	2.92	V
VBORhyst	BOR hysteresis	-	-	100	-	mV



Symbol	Parameter	Conditions	Minimum value	Typical value	Maximum value	Unit
V _{PDRhyst}	PDR hysteresis	-	-	40.00	50.00	mV
T _{RSTTEMPO}	Reset duration	-	0.70	0.95	1.48	ms

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

Table 34 Programmable Power Supply Voltage Detector Characteristics

Cumbal		Conditions	Minimum	Typical	Maximum	l lmi4
Symbol	Parameter	Conditions	value	value	value	Unit
		PLS[2:0]=000 (rising edge)	2.14	-	2.18	V
		PLS[2:0]=000 (falling edge)	2.03	-	2.10	V
		PLS[2:0]=000 (PVD hysteresis)	80.00	-	120.00	mV
		PLS[2:0]=001 (rising edge)	2.30	-	2.34	V
		PLS[2:0]=001 (falling edge)	2.18	-	2.23	V
		PLS[2:0]=001 (PVD hysteresis)	90.00	-	120.00	mV
		PLS[2:0]=010 (rising edge)	2.44	-	2.48	V
		PLS[2:0]=010 (falling edge)	2.32	-	2.37	V
		PLS[2:0]=010 (PVD hysteresis)	110.00	-	120.00	mV
	Programmable power	PLS[2:0]=011 (rising edge)	2.58	-	2.63	V
		PLS[2:0]=011 (falling edge)	2.49	-	2.53	V
\/		PLS[2:0]=011 (PVD hysteresis)	90.00	-	100.00	mV
V _{PVD}	supply voltage detector voltage level selection	PLS[2:0]=100 (rising edge)	2.75	-	2.80	V
		PLS[2:0]=100 (falling edge)	2.64	-	2.68	V
		PLS[2:0]=100 (PVD hysteresis)	110.00	-	120.00	mV
		PLS[2:0]=101 (rising edge)	2.91	-	2.97	V
		PLS[2:0]=101 (falling edge)	2.81	-	2.86	V
		PLS[2:0]=101 (PVD hysteresis)	100.00	-	110.00	mV
		PLS[2:0]=110 (rising edge)	3.02	-	3.08	V
		PLS[2:0]=110 (falling edge)	2.90	-	2.96	V
		PLS[2:0]=110 (PVD hysteresis)	110.00	-	120.00	m.V
		PLS[2:0]=111 (rising edge)	3.12	-	3.19	V
		PLS[2:0]=111 (falling edge)	3.00	-	3.07	V
		PLS[2:0]=111 (PVD hysteresis)	110.00	-	120.00	mV

Note: The data are obtained from a comprehensive evaluation and are not tested in production.



5.7 **Power consumption**

5.7.1 Power consumption test environment

- (1) The values are measured by executing Dhrystone 2.1, with the Keil.V5 compilation environment and the L0 compilation optimization level.
- (2) All I/O pins are in analog input mode and are connected to a static level at V_{DD} or V_{SS} (no load)
- (3) Unless otherwise specified, all peripherals are disabled
- (4) The relationship between Flash wait cycle setting and f_{HCLK}:

• 0~30MHz: 0 wait cycle

• 30~60MHz: 1 wait cycle

• 60~90MHz: 2 wait cycles

• 90~120MHz: 3 wait cycles

• 120~150MHz: 4 wait cycles

• 150~168MHz: 5 wait cycles

(5) When the peripherals are enabled: $f_{PCLK1}=f_{HCLK}/4$, $f_{PCLK2}=f_{HCLK}/2$



5.7.2 Power consumption in run mode

Table 35 Power Consumption in Run Mode when the Program is Executed in Flash (ART is turned on)

			Typical	value (1)	Maximum value (1)		
Parameter	Conditions	fhclk	T _A =25℃,	V _{DD} =3.3V	T _A =105℃,	V _{DD} =3.6V	
			I _{DDA} (µ A)	I _{DD} (mA)	I _{DDA} (µA)	I _{DD} (mA)	
		168MHz	751.56	67.70	802.20	74.02	
		144MHz	693.94	52.75	745.20	57.66	
		120MHz	637.4	44.49	691.10	49.39	
	HSECLK bypace (2) anabling all	90MHz	780.88	34.37	831.70	39.375	
		60MHz	636.86	23.86	689.60	28.7	
	HSECLK bypass ⁽²⁾ , enabling all peripherals ⁽³⁾	30MHz	636.62	13.29		18.099	
	periprierals	25MHz	115.372	10.83		15.627	
		16MHz	115.42	7.21	127.93	11.905	
		8MHz	115.36	3.93	127.77	8.587	
		4MHz	115.33	2.31	127.78	6.967	
Power		2MHz	115.36	1.49	127.82	6.17	
consumption in run mode		168MHz	750.88	28.35	801.40	34.352	
		144MHz	692.84	22.02	744.70	26.958	
		120MHz	636.82	18.54	691.10	23.48	
		90MHz	779.80	14.45	802.20 745.20 691.10 831.70 689.60 689.40 127.76 127.93 127.77 127.78 127.82 801.40 744.70	19.302	
	(0)	60MHz	636.52	10.04	689.80	14.924	
	HSECLK bypass ⁽²⁾ , disabling all peripherals	30MHz	636.40	5.75	690.20	10.563	
	poripriordio	25MHz	115.32	4.38	128.66	9.115	
		16MHz	115.34	3.01	128.44	7.673	
		8MHz	115.36	1.86	127.80	6.481	
		4MHz	115.35	1.27	127.84	5.93	
		2MHz	115.36	0.99	127.86	5.65	

Note:

⁽¹⁾ The data are obtained from a comprehensive evaluation and are not tested in production.

⁽²⁾ The external clock is 4MHz; when f_{HCLK} >25MHz, turn on PLL; otherwise, turn off PLL.

⁽³⁾ When the analog peripherals such as ADC, DAC, HSECLK, LSECLK, HSICLK and LSICLK are turned on, extra power consideration needs to be considered.



Table 36 Power Consumption in Run Mode when the Program is Executed in Flash (ART is turned off)

			Typical	value ⁽¹⁾	Maximum value (1)		
Parameter	Conditions	fHCLK	T _A =25℃,	V _{DD} =3.3V	T _A =105℃,	V _{DD} =3.6V	
			I _{DDA} (µA)	I _{DD} (mA)	I _{DDA} (µA)	I _{DD} (mA)	
		168MHz	751.66	64.25	802.00	70.52	
		144MHz	693.58	51.09	745.30	56.05	
		120MHz	637.26	43.99	690.20	48.92	
		90MHz	780.86	34.91	831.40	39.97	
		60MHz	636.78	25.02	689.40	29.90	
	HSECLK bypass ⁽²⁾ , enabling all peripherals ⁽³⁾	30MHz	636.66	14.33	689.00 127.72 127.75	19.32	
	ponphorale	25MHz	115.36	11.80		16.725	
		16MHz	115.36	7.83	127.75	12.53	
		8MHz	115.35	4.27	127.80	8.99	
		4MHz	115.35	2.45	127.88	7.13	
Power consumption		2MHz	115.362	1.57	127.76	6.28	
in run mode		168MHz	750.94	24.71	801.40	30.85	
		144MHz	692.82	20.21	744.70	25.18	
		120MHz	636.76	17.96	127.76 801.40	22.91	
		90MHz	780.46	15.03	831.60	20.01	
	(0)	60MHz	636.46	11.19	689.80	16.13	
	HSECLK bypass ⁽²⁾ , disabling all peripherals	30MHz	636.38	6.79	831.40 689.40 689.00 127.72 127.75 127.80 127.88 127.76 801.40 744.70 689.80 831.60	11.68	
	portpriordio	25MHz	115.33	5.26	128.50	10.15	
		16MHz	115.32	3.65	127.96	8.46	
		8MHz	115.36	2.14	127.82	6.80	
		4MHz	115.35	1.43	127.68	6.11	
		2MHz	115.53	1.07	127.90	5.82	

Note:

⁽¹⁾ The data are obtained from a comprehensive evaluation and are not tested in production.

⁽²⁾ The external clock is 4MHz; when $f_{HCLK}>25MHz$, turn on PLL; otherwise, turn off PLL.

⁽³⁾ When the analog peripherals such as ADC, DAC, HSECLK, LSECLK, HSICLK and LSICLK are turned on, extra power consideration needs to be considered.



Table 37 Power Consumption in Run Mode when the Program is Executed in RAM

			Typical	value (1)	Maximum value (1)		
Parameter	Conditions	fHCLK	T _A =25℃,	V _{DD} =3.3V	T _A =105℃,	V _{DD} =3.6V	
			I _{DDA} (µA)	I _{DD} (mA)	I _{DDA} (µA)	I _{DD} (mA)	
		168MHz	752.14	70.29	803.80	76.51	
		144MHz	693.74	54.73	745.50	59.73	
		120MHz	637.60	46.22	690.40	51.16	
		90MHz	781.00	35.67	832.00	40.53	
	(0)	60MHz	637.02	24.70	689.8	29.65	
	HSECLK bypass ⁽²⁾ , enabling all peripherals ⁽³⁾	30MHz	636.74	13.74	689.2 127.85 127.88	18.596	
	ponpriorale	25MHz	115.42	11.23	127.85	16.02	
		16MHz	115.374	7.42	127.88 127.81 127.72 127.76	12.21	
		8MHz	115.37	4.05		8.836	
		4MHz	115.376	2.38		7.12	
Power consumption		2MHz	115.347	1.53	127.76	6.28	
in run mode		168MHz	751.38	31.03	802.4	37.29	
		144MHz	693.00	24.11	745.50 690.40 832.00 689.8 689.2 127.85 127.88 127.78	29.11	
		120MHz	636.88	20.30	689.80	25.23	
		90MHz	780.56	15.81	931.60	20.74	
	(0)	60MHz	636.68	10.92	690.00	15.80	
	HSECLK bypass ⁽²⁾ , disabling all peripherals	30MHz	636.62	6.19	689.70	11.02	
	ponpriordio	25MHz	115.36	4.75	TA=105°C, VDD=3 IDDA(μA) IDD(n 803.80 76.8 745.50 59.7 690.40 51.7 832.00 40.8 689.8 29.6 689.2 18.5 127.85 16.0 127.81 8.83 127.72 7.1 127.76 6.2 802.4 37.2 744.7 29.7 689.80 25.2 931.60 20.7 689.70 11.0 128.42 9.4 128.79 8.0 127.76 6.7 127.73 6.0	9.48	
		16MHz	115.35	3.26	128.79	8.07	
		8MHz	115.38	1.97	127.76	6.71	
		4MHz	115.36	1.33	127.73	6.04	
<u> </u>		2MHz	115.34	1.02	127.74	5.70	

Note:

⁽¹⁾ The data are obtained from a comprehensive evaluation and are not tested in production.

⁽²⁾ The external clock is 4MHz, and when f_{HCLK} >25MHz, turn on PLL, otherwise, turn off PLL.

⁽³⁾ When the analog peripherals such as ADC, DAC, HSECLK, LSECLK, HSICLK and LSICLK are turned on, extra power consideration needs to be considered.



5.7.3 Power consumption in sleep mode

Table 38 Power Consumption in Sleep Mode when the Program is Executed in Flash (ART is turned off)

			Typical	value (1)	Maximun	n value ⁽¹⁾
Parameter	Conditions	fhcLk	T _A =25℃,	V _{DD} =3.3V	T _A =105℃,	V _{DD} =3.6V
			I _{DDA} (µA)	I _{DD} (mA)	I _{DDA} (µA)	I _{DD} (mA)
		168MHz	751.34	54.18	802.1	60.33
		144MHz	693.26	42.25	745.00	47.12
		120MHz	637.24	35.75	689.80	40.53
		90MHz	780.60	27.69	831.20	32.539
	(0)	60MHz	636.72	19.33	689.20	24.149
	HSECLK bypass ⁽²⁾ , enabling all peripherals	30MHz	636.46	11.02	689.20	15.8
	репристаю	25MHz	115.356	8.96	127.77 127.71 127.78	13.7
		16MHz	115.34	5.99	127.71	10.68
		8MHz	115.334	3.33	127.78	8.01
		4MHz	115.332	2.00	127.84	6.669
Power		2MHz	115.352	1.34	127.82	6.017
consumption in sleep mode		168MHz	750.52	13.91	801.00	19.86
·					743.90	15.64
		120MHz	636.46	9.20	127.71 127.78 127.84 127.82 801.00 743.90	13.99
		90MHz	780.24	7.44	830.60	12.21
	(0)	60MHz	636.42	5.33	689.00	10.07
	HSECLK bypass ⁽²⁾ , disabling all peripherals	30MHz	636.36	3.38	802.1 60 745.00 47 689.80 40 831.20 32. 689.20 24. 689.20 19 127.77 13 127.71 10 127.78 8. 127.84 6.6 127.82 6.6 801.00 19 743.90 15 689.00 13 830.60 12 689.00 10 688.80 8. 127.84 7. 127.74 6.	8.10
	poriprioraio	25MHz	115.37	2.41		7.08
		16MHz	115.35	1.79	127.74	6.46
		8MHz	115.35	1.23	127.83	5.91
		4MHz	115.36	0.96	127.86	5.63
		2MHz	115.42	0.83	127.84	5.54

Note:

⁽¹⁾ The data are obtained from a comprehensive evaluation and are not tested in production.

⁽²⁾ The external clock is 4MHz; when f_{HCLK} >25MHz, turn on PLL; otherwise, turn off PLL.



5.7.4 Power consumption in stop mode

Table 39 Power Consumption in Stop Mode

	Conditions			cal valu	e ⁽¹⁾ , (T _A	= 25℃)		Maximum value ⁽¹⁾ , (V _{DD} =3.6V)	
	Conditions		=2.4V	V _{DD} =3.3V		V _{DD} =	3.6V	T _A =105℃	
		I _{DDA} (µA)	I _{DD} (mA)	I _{DDA} (µA)	I _{DD} (mA)	I _{DDA} (µA)	I _{DD} (mA)	I _{DDA} (µA)	I _{DD} (mA)
The regulator is in run mode, and all	Flash is in stop mode, and RC internal oscillator and high-speed oscillator are turned off (with no independent watchdog)	9.28	0.69	9.80	0.70	10.05	0.71	12.36	20.00
oscillators are in off state	Flash is in power-down mode, and RC internal oscillator and high-speed oscillator are turned off (with no independent watchdog)	9.23	0.69	9.72	0.70	10.00	0.70	12.35	20.00
The regulator is in low-power	Flash is in stop mode, and RC internal oscillator and high-speed oscillator are turned off (with no independent watchdog)	4.18	0.21	4.65	0.21	4.87	0.21	5.91	15.00
mode, and all oscillators are in off state	Flash is in power-down mode, and RC internal oscillator and high-speed oscillator are turned off (with no independent watchdog)	4.19	0.20	4.64	0.20	4.86	0.20	5.86	15.00

5.7.5 Power consumption in standby mode

Table 40 Power Consumption in Standby Mode

			Турі	cal val	ue ⁽¹⁾ , (T	「A= 25 ℃)		Maximum value ⁽¹⁾ , (V _{DD} =3.6V)		
	Conditions		V _{DD} =2.4V		V _{DD} =3.3V		3.6V	T _A =105℃		
		I _{DDA}	I _{DD}	I _{DDA}	I _{DD}	I _{DDA}	I _{DD}	I _{DDA}	I _{DD}	
		(µA)	(µA)	(µA)	(µA)	(µA)	(µA)	(µA)	(µA)	
	The backup SRAM is									
	turned on, and the low-	2.15	8.38	2.56	9.73	2.83	10.19	3.76	59.39	
Power supply	speed oscillator and RTC	2.13	0.30	2.50	9.73	2.03	10.19	3.70	59.59	
current in	are turned on									
standby	The backup SRAM is									
mode	turned off, and the low-	2.15	3.52	2.62	4.46	2.81	5.11	3.48	32.00	
	speed oscillator and RTC	2.13	10 3.52	2.02	4.40	10 2.81	5.11	3.48	32.00	
	are turned on									



Conditions			Турі	cal val	ue ⁽¹⁾ , (T	⊼a= 25 ℃)		Maximum value ⁽¹⁾ , (V _{DD} =3.6V)		
		V _{DD} =2.4V V _{DD} =3.3V		V _{DD} =3.6V		T _A =105℃				
			I _{DD}	I _{DDA}	I _{DD}	I _{DDA}	I _{DD}	I _{DDA}	I _{DD}	
		(µA)	(µA)	(µA)	(µA)	(µA)	(µA)	(µA)	(µA)	
Т	he backup SRAM is									
turn	ned on, and the RTC is	2.13	7.33	2.62	8.24	2.81	8.64	3.45	58.24	
	turned off									
Т	he backup SRAM is									
turn	ned off, and the RTC is	2.13	2.51	2.61	3.31	2.78	3.68	3.45	19.2	
	turned off									

Note: (1) The data are obtained from a comprehensive evaluation and are not tested in production.

5.7.6 Peripheral power consumption

Peripheral power consumption = current that enables the peripheral clock-current that disables the peripheral clock.

Table 41 Peripheral Power Consumption

Doromotor	Davimharal	Typical value (1) T	_A=25℃, V _{DD} =3.3V	l loit
Parameter	Peripheral	168MHz	144MHz	Unit
	DMA1	5.4	4.21	
	DMA2	5.56	4.3	
	ETH	3	2.35	
	OTG_HS	4.21	3.26	
	GPIOA	0.32	0.25	
	GPIOB	0.31	0.24	
	GPIOC	0.32	0.24	
AHB1 (up to 168MHz)	GPIOD	0.3	0.23	
	GPIOE	0.31	0.25	
	GPIOF	0.33	0.26	μA/MHz
	GPIOG	0.3	0.24	
	GPIOH	0.3	0.24	
	GPIOI	0.3	0.24	
	CRC	0.03	0.03	
	BAKPR	0.07	0.05	
	OTG_FS	3.12	2.41	
AUD2 (up to 460MU=)	DCI	0.79	0.61	
AHB2 (up to 168MHz)	RNG	0.16	0.12	
	HASH	1.3	1	



Barranta	B. M. L.	Typical value ⁽¹⁾ T	Typical value ⁽¹⁾ T _A =25℃, V _{DD} =3.3V			
Parameter	Peripheral	168MHz	144MHz	Unit		
	CRYP	0.25	0.19			
AHB3 (up to 168MHz)	EMMC	1.68	1.3			
	TMR2	0.46	0.36			
	TMR3	0.35	0.27			
	TMR4	0.34	0.27			
	TMR5	0.46	0.35			
	TMR6	0.08	0.07			
	TMR7	0.08	0.06			
	TMR12	0.19	0.15			
	TMR13	0.14	0.11			
	TMR14	0.14	0.1			
	WWDT	0.02	0.02			
	SPI2/I2S2	0.12	0.1			
APB1 (up to 42MHz)	SPI3/I2S3	0.12	0.1			
	USART2	0.11	0.09			
	USART3	0.12	0.09			
	UART4	0.11	0.08			
	UART5	0.11	0.08			
	I2C1	0.12	0.09			
	I2C2	0.12	0.09			
	I2C3	0.12	0.1			
	CAN1	0.18	0.14			
	CAN2	0.16	0.13			
	PMU	0.01	0.01			
	DAC	0.08	0.06			
	SDIO	0.41	0.32			
	TMR1	0.99	0.77			
	TMR8	0.97	0.77			
APB2 (up to 84MHz)	TMR9	0.41	0.32			
	TMR10	0.27	0.21			
	TMR11	0.26	0.22			
	ADC1	0.27	0.22			



Parameter	Peripheral -	Typical value (1) T	_A=25℃, V _{DD} =3.3V	Unit
Parameter	Periprieral	168MHz	144MHz	Offic
	ADC2	0.27	0.22	
	ADC3	0.28	0.23	
	SPI1	0.12	0.11	
	USART1	0.22	0.18	
	USART6	0.21	0.18	
	SYSCFG	0.05	0.05	

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

5.7.7 Backup Domain Power Consumption

Table 42 V_{BAT} Power Consumption

Symbol	Parameter	Conditions	Typical value ⁽¹⁾ , T _A =25 ℃ Conditions Maximum value ⁽¹⁾ V _{BAT} =3.6V			Unit	
			V _{BAT} =2.4V	V _{BAT} =3.3V	T _A =85℃	T _A =1 05 ℃	
		The backup SRAM is turned					
		on, and the low-speed	1.894	2.262	6	11	
		oscillator and RTC are	1.034	2.202	O	11	
		turned on					
		The backup SRAM is turned				3 5	
	LSECLK	off, and the low-speed	1.00	1.412	2	5	
	and RTC	oscillator and RTC are	1.08	1.412	3	5	μΑ
I _{DD_} VBAT	are in ON	turned on					
	state	The backup SRAM is turned					
		on, and the RTC is turned	0.926	1.116	5	10	
		off					
		The backup SRAM is turned					
		off, and the RTC is turned	0.02	0.128	2	4	
		off					

Note: (1) The data are obtained from a comprehensive evaluation and are not tested in production.

5.8 Wake-up time in low-power mode

The measurement of wake-up time in low-power mode is from the start of wake-up event to the time when the user program reads the first instruction, in which $V_{DD}=V_{DDA}$.

Table 43 Wake-up Time in Low-power Mode

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
twusleep	Wake-up from	_	39.00	59	61.20	ns
	sleep mode		00.00	00	01.20	113



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		The regulator is in run mode, and Flash is in stop state	12.51	13.602	14.99	
	Wake up from	The regulator is in low-power mode, and Flash is in stop state	15.51	19.552	22.93	
twustop	the stop mode	The regulator is in run mode, and Flash is in deep power-down mode	125.63	133.156	135.16	μs
		The regulator is in low-power mode, and Flash is in deep power-down mode	133.52	136.956	139.60	
twustdby	Wake up from standby mode	-	173.03	214.056	227.96	

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

5.9 **I/O port characteristics**

Table 44 DC Characteristics (T_A=-40 $^{\circ}$ C-105 $^{\circ}$ C, V_{DD}=2~3.6V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		STD and STDA I/O	-	-	0.3V _{DD} -0.04	
V_{IL}	Low-level input voltage	5T and 5Tf I/O	-	-	0.3V _{DD}	V
	voltago	Boot0 pin	-	-	0.1 _{DD} +0.1	
		STD and STDA I/O	0.45V _{DD} +0.3	-	-	
V _{IH}	High-level input voltage	5T and 5Tf I/O	0.7V _{DD}	-	-	V
	vollago	Boot0 pin	0.17V _{DD} +0.7	-	-	
\/	Schmidt trigger	STD, STDA and 5T, 5Tf I/O	10% V _{DD}	-	-	mV
V _{hys}	hysteresis	Boot0 pin	0.1	-	-	IIIV
l _{Ikg}	Input leakage current	STDA in digital mode, V _{DDIOX} ≤V _{IN} ≤V _{DDA}	-	-	±1	μA
		5T and 5Tf I/O, V _{DDIOx} ≤V _{IN} ≤5V	-	-	3	
	Weak pull-up	Except PA10 and PB12, V _{IN} =V _{SS}	30	40	50	
Rpu	equivalent resistance	PA10 and PB12	7	10	14	10
	Weak pull-down	Except PA10 and PB12, V _{IN} =V _{DD}	30	40	50	kΩ
R _{PD}	equivalent resistance	PA10 and PB12	7	10	14	
Сю	I/O pin capacitance	-	-	5	-	pF



Table 45 AC Characteristics (T_A=25℃)

SPEED[1:0]	Symbol	Parameter	Conditions	Min	Max	Unit
			CL=50pF,V _{DD} >2.7V	-	4	
			CL=50pF,V _{DD} >1.8V	-	2	
	f _{max(IO)out}	Maximum frequency	CL=10pF,V _{DD} >2.7V	-	8	MHz
00			CL=10pF,V _{DD} >1.8V	-	4	
	$t_{f(IO)out}/t_{r(IO)out}$	Fall time of output from high to low level and rise time of output from low to high level	C _L =50 pF,V _{DD} =1.8 V-3.6V	-	100	ns
			CL=50pF,V _{DD} >2.7V	-	25	
	f (10)	Maximum frequency	CL=50pF,V _{DD} >1.8V	-	12.5	MHz
	f _{max(IO)out}	Maximum frequency	CL=10pF,V _{DD} >2.7V	-	50	
01			CL=10pF,V _{DD} >1.8V	-	20	
01		Fall time of output from	CL=30pF,V _{DD} >2.7V	-	10	
	t _{f(IO)out} /t _{r(IO)out}	high to low level and rise	CL=30pF,V _{DD} >1.8V	-	20	ns
	tf(IO)out/tr(IO)out	time of output from low	CL=10pF,V _{DD} >2.7V	-	6	115
		to high level	CL=10pF,V _{DD} >1.8V	-	10	
			CL=30pF,V _{DD} >2.7V	-	50	– MHz
	f (10)	Maximum frequency	CL=30pF,V _{DD} >1.8V	-	25	
	f _{max(IO)out}	Maximum frequency	CL=10pF,V _{DD} >2.7V	-	100	IVII IZ
10			CL=10pF,V _{DD} >1.8V	-	50	
10		Fall time of output from	CL=30pF,V _{DD} >2.7V	-	6	
	t _{f(IO)out} /t _{r(IO)out}	high to low level and rise	CL=30pF,V _{DD} >1.8V	-	10	20
	lf(IO)out/lr(IO)out	time of output from low	CL=10pF,V _{DD} >2.7V	-	4	ns
		to high level	CL=10pF,V _{DD} >1.8V	-	6	
			CL=30pF,V _{DD} >2.7V	-	100	
		Maximum fraguency	CL=30pF,V _{DD} >1.8V	-	50	NAL I -
11	f _{max(IO)out}	Maximum frequency	CL=10pF,V _{DD} >2.7V	-	180	MHz
			CL=10pF,V _{DD} >1.8V	-	100	
		Fall time of output from	CL=30pF,V _{DD} >2.7V	-	4	
	$t_{f(IO)out}/t_{r(IO)out}$	high to low level and rise time of output from low	CL=30pF,V _{DD} >1.8V	-	6	ns
		to high level	CL=10pF,V _{DD} >2.7V	-	2.5	



SPEED[1:0]] Symbol Parameter		Conditions	Min	Max	Unit
			CL=10pF,V _{DD} >1.8V	-	4	
-	teintipw	Pulse width of external signal detected by EINT controller	-	10	-	

Figure 12 I/O AC Characteristics Definition




Table 46 Output Drive Voltage Characteristics (T_A=25 °C)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	I/O pin outputs low voltage	CMOS port, I _{IO} =8mA,	-	0.4	
Vон	I/O pin outputs high voltage	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} -0.4	-	\ /
Vol	I/O pin outputs low voltage	TTL port, I _{IO} =20mA,	-	0.4	V
Vон	I/O pin outputs high voltage	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	2.4	-	
V _{OL}	I/O pin outputs low voltage	Iıo =20mA,	-	1.3	
Vон	I/O pin outputs high voltage	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} -1.3	-	V
Vol	I/O pin outputs low voltage	I _{IO} =6mA,	-	0.4	V
V _{OH}	I/O pin outputs high voltage	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} -0.4	-	

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

5.10 NRST pin characteristics

The NRST pin input drive adopts CMOS process, which is connected with a permanent pull-up resistor RPU.

Table 47 NRST Pin Characteristics (T_A =-40~105 $^{\circ}$ C, V_{DD} =2~3.6V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL(NRST)	NRST low-level input voltage	TTL port,	-	-	0.8	
VIH(NRST)	NRST high-level input voltage	2.7V≤V _{DD} ≤3.6V	2	-	-	V
VIL(NRST)	NRST low-level input voltage	CMOS port,	-	-	0.3V _{DD}	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH(NRST)}	NRST high-level input voltage	1.8V≤V _{DD} ≤3.6V	0.7V _{DD}	-	-	
V _{hys(NRST)}	NRST Schmidt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistance	V _{IN} =V _{SS}	30	40	50	kΩ
V _{F(NRST)}	NRST input filter pulse	-	-	-	100	20
V _{NF} (NRST)	NRST input unfiltered pulse	V _{DD} >2.7V	300	-	-	ns
T _{NRST_OUT}	Generated reset pulse duration	Reset internal source	20	-	-	μs

5.11 Communication peripherals

5.11.1 I2C peripheral characteristics

To achieve maximum frequency of I2C in standard mode, f_{PCLK1} must be greater than 2MHz. To achieve maximum frequency of I2C in fast mode, f_{PCLK1} must be greater than 4MHz.

Table 48 I2C Interface Characteristics (T_A=25 °C, V_{DD}=3.3V)

0	Barrandari	Standa	ard I2C	Fast I2	2C	Unit	
Symbol	Parameter	Min	Max	Min	Max	- Unit - μs - ns	
$t_{\text{w}(\text{SCLL})}$	SCL clock low time	4.7	-	1.3	-		
tw(SCLH)	SCL clock high time	4.0	-	0.6	-	μs	
t _{su(SDA)}	SDA setup time	250	-	100	-		
t _{h(SDA)}	SDA data hold time	0	-	0	900]	
$t_{r(\text{SDA})}/t_{r(\text{SCL})}$	SDA and SCL rise time	-	1000	20+0.1C _b	300	ns	
$t_{f(SDA)}/t_{f(SCL)}$	SDA and SCL fall time	-	300	-	300		
t _{h(STA)}	Start condition hold time	4.0	-	0.6	-		
t _{su(STA)}	Setup time of repeated start condition	4.7	-	0.6	-		
t _{su(STO)}	Setup time of stop condition	4.0	-	0.6	-	μs	
$t_{\text{w(STO:STA)}}$	Time from stop condition to start condition (the bus is idle)	4.7	-	1.3	-		
Cb	Capacitive load of each bus	-	400	-	400	pF	

Note: The data are obtained from a comprehensive evaluation and are not tested in production.



 $t_{su(STO)}$

VDD VDD 4. 7KΩ ₹ 4. 7KΩ SDA MCU I2C bus SCL Repeated start condition t_{su(STA)} Start condition Start condition SDA $t_{r\,(SDA)}$ ▼ t_{su(SDA)} t_{su(STO:STA)} Stop condition t_{f(STA)} $t_{h\,\text{(SDA)}}$ t_{h(STA)} $t_{w\,(\text{SCLH})}$

Figure 13 Bus AC Waveform and Measurement Circuit

Note: The measuring points are set at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

5.11.2 SPI peripheral characteristics

SCL

Table 49 SPI Characteristics (T_A=25 °C, V_{DD}=3.3V)

 $t_{\text{f(SCL)}}$

Symbol	Parameter	Conditions	Min	Max	Unit
fsck	CDI alaak fra susanay	Master mode	-	18	N 41 1-
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	18	MHz
t _{r(SCK)}	SI clock rise and fall time	Load capacitance: C=15pF	-	6	
t _{su(NSS)}	NSS setup time	Slave mode	4T _{PCLK}	-	
t _{h(NSS)}	NSS hold time	Slave mode	2T _{PCLK} + 10	-	
tw(SCKH)	SCK high and low time	Master mode, f _{PCLK} =36MHz, Prescaler factor=4	T _{PCLK} /2-2	T _{PCLK} /2+1	
t _{su(MI)}	Data input actum time	Master mode	4	-	
t _{su(SI)}	Data input setup time	Slave mode	5	-	ns
t _{h(MI)}	5	Master mode	4	-	
t _{h(SI)}	Data input hold time	Slave mode	5	-	
t _{a(SO)}	Data output access time	Slave mode, fpclk=20MHz	0	3T _{PCLK}	
t _{dis(SO)}	Disable time of data output	Slave mode	0	18	
t _{v(SO)}	Effective time of data output	Slave mode (after enabling the edge)	-	22.5	





Symbol	Parameter	Conditions	Min	Max	Unit
t _{v(MO)}	Effective time of data output	Master mode (after enabling		6.97	
	Effective time of data output	the edge)	-	0.97	
t. (00)		Slave mode (after enabling	11.5		
t _{h(SO)}	Data output hold time	the edge)	11.5	-	
t. max	Data output noid time	Master mode (after enabling	1		
t _{h(MO)}		the edge)	ı	-	
DuCygogg	SPI clock frequency duty	Slave mode	25	75	%
DuCy _(SCK)	cycle	Slave Mode	25	75	/0

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

NSS input t_{h (NSS)} t_{SU (NSS)} CPHA=0 CPOL=0 t_{h (SCKH)} CPHA=0 CPOL=1 tw(SCKL) SCK input t_{dls(S0)} $t_{V(S0)}$ $t_{h(S0)}$ MISO output Output the most Output the least Output Bits 6~1 significant bit significant bit tsu(s1) Input the most Input the least Input Bits 6~1 significant bit significant bit MOSI input t_{h(SI)}

Figure 14 SPI Timing Diagram - Slave Mode and CPHA=0





Note: The measuring points are set at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.



High level NSS input CPHA=0 CPOL=0 CPHA=0 CPOL=1 SCK input CPHA=1 CPOL=0 CPHA=1 CPOL=1 SCK input tw(SCKH) $t_{r\,(SCK)}$ $t_{W(SCKL)}$ t_{SU(MI)} $t_{f(SCK)}$ Input the most Input the least MISO input Input Bits 6~1 significant bit significant bit Output the least Output the most Output Bits 6~1 MOSI output significant bit significant bit

t_{v (MO)}

Figure 16 SPI Timing Diagram - Master Mode

Note: The measuring points are set at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

5.12 **Analog peripherals**

5.12.1 ADC

Test parameter description:

- Sampling rate: the number of conversion of analog quantity to digital quantity by ADC per second
- Sample rate=ADC clock/(number of sampling periods + number of conversion periods)

5.12.1.1 12-bit ADC characteristics

Table 50 12-bit ADC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Power supply voltage	-	1.8	-	3.6	V
I _{DDA}	ADC power consumption	-	-	1.6	1.8	mA
f _{ADC}	ADC frequency	V _{DDA} =1.8~2.4V	0.6	15	18	MHz
IADC	ADO liequelicy	V _{DDA} =2.4~3.6V	0.6	30	36	IVII IZ
C _{ADC}	Internal sampling and holding capacitance	-	-	4	-	pF
RADC	Sampling resistor	-	-	-	6000	Ω
ts	Sampling time	f _{ADC} =30MHz	0.1		16	μs



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		-	3		480	1/f _{ADC}
		f _{ADC} =30MHz	0.50	_	16.40	μs
	Sampling and conversion time	12-bit resolution	0.50		10.10	μο
		f _{ADC} =30MHz	0.43	-	16.34	μs
Т		10-bit resolution	0.43			
T _{CONV}		f _{ADC} =30MHz	0.07		40.07	μs
		8-bit resolution	0.37	-	16.27	
		f _{ADC} =30MHz	0.00	-	16.20	μs
		6-bit resolution	0.30			

Table 51 12-bit ADC Accuracy

Symbol	Parameter	Conditions	Тур	Max	Unit
Eτ	Composite error			±5	
Eo	Offset error	f _{PCLK} =56MHz,	±1.5	±2.5	
E _G	Gain error	f _{ADC} =14MHz,	±1.5	±3	LSB
E _D	Differential linear error	V _{DDA} =2.4V-3.6V	±1	±2	
EL	Integral linear error	T _A =-40℃~105℃	±1.5	±3	

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

5.12.1.2 Test of Built-in Reference Voltage Characteristics

Table 52 Built-in Reference Voltage Characteristics

	I					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Built-in Reference Voltage	-40°C < T _A < +105°C	1.19	1.20	1.20	V
T _{S_vrefint}	Sampling time of ADC when reading out internal reference voltage	-	10	-	-	μs
VRERINT	Built-in reference voltage extends to temperature range	V _{DD} =3V	1	3	5	mV
T _{coeff}	Temperature coefficient	-	-	30	50	ppm/℃

Note: The data are obtained from a comprehensive evaluation and are not tested in production.

5.12.2 DAC

Test parameter description:

- DNL differential non-linear error: the deviation between two consecutive codes is -1LSB
- INL integral non-linear error: the difference between the measured value at code i and the value at code i on the connection between code 0 and the last code 4095



Table 53 DAC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog power supply voltage	-	1.8	-	3.6	V
RLOAD	Resistive load	The buffer is turned on	5	-	-	kΩ
Ro	Output impedance	The resistive load between DAC_OUT and V_{SS} is 1.5M Ω with buffer off	-	-	15	kΩ
CLOAD	Capacitive load	Maximum capacitive load at DAC_OUT pin with buffer on	-	-	50	pF
DAC_OUT min	Low DAC_OUT voltage with buffer	Maximum output offset of DAC, (0x0E0) corresponding to 12-bit input	0.2	-	-	V
DAC_OUT max	Higher DAC_OUT voltage with buffer	code to $V_{REF+=}$ (0xF1C) at 3.6V and $V_{REF+=}$ (0x1C7) at 1.8V and (0xE38)	-	-	V _{DDA} -0.2	V
DAC_OUT min	Low DAC_OUT voltage without buffer	Maximum autaut affact of DAC	-	0.5	-	mV
DAC_OUT max	Higher DAC_OUT voltage without buffer	Maximum output offset of DAC	-	-	V _{REF+} -	V
DNL	Differential non- linear error	Configured with 12-bit DAC	-	-	±2	LSB
INL	Integral non-linear error	Configured with 12-bit DAC	-	-	±4	LSB
Offset	Offset error	V _{REF+} =3.6V, configuring 12-bit DAC	-	-	±12	LSB
Gain error	Gain error	Configured with 12-bit DAC	-	-	±0.5	%


Note: The data are obtained from a comprehensive evaluation and are not tested in production.




6 Package Information

6.1 **LQFP176 package information**

Figure 17 LQFP176 Package Diagram







- (1) The figure is not drawn to scale.
- (2) All pins should be soldered to the PCB.

Table 54 LQFP176 Package Data

S/N	SYM	DIMENSIONS	REMARKS		
1	А	MAX. 1.600	OVERALL HEIGHT		
2	A2	1.400±0.050	PKG THICKNESS		
3	D	26.000±0.200	LEAD TIP TO TIP		
4	D1	24.000±0.100	PKG LENGTH		
5	E	26.000±0.200	LEAD TIP TO TIP		
6	E1	24.000±0.100	PKG WDTH		
7	L	0.600±0.150	FOOT LENGTH		
8	L1	1.000 REF	LEAD LENGTH		
9	e 0.500 BASE		e 0.500 BASE LEAD PITCH		LEAD PITCH
10	H (REF)	(21.50)	CUM LEAD PITCH		
11	b	0.22±0.050	LEAD WIDTH		

Note: Dimensions are marked in millimeters.

Figure 18 LQFP176 -176 Pins, 24 x24mm Welding Layout Recommendations








Figure 19 LQFP176 -176 Pins, 24 x24mm Schematic Diagram




6.2 LQFP144 package information

Figure 20 LQFP144 Package Diagram







- (1) The figure is not drawn to scale.
- (2) All pins should be soldered to the PCB.

Table 55 LQFP144 Package Data

		ashage zana	
S/N	SYM	DIMENSIONS	REMARKS
1	Α	MAX. 1.600	OVERALL HEIGHT
2	A2	1.400±0.050	PKG THICKNESS
3	D	22.000±0.200	LEAD TIP TO TIP
4	D1	20.000±0.100	PKG LENGTH
5	E	22.000±0.200	LEAD TIP TO TIP
6	E1	20.000±0.100	PKG WDTH
7	L	0.600±0.150	FOOT LENGTH
8	L1	1.000 REF	LEAD LENGTH
9	е	0.500 BASE	LEAD PITCH
10	H (REF)	(17.50)	CUM LEAD PITCH
11	b	0.22±0.050	LEAD WIDTH

Note: Dimensions are marked in millimeters.



1.35


Figure 21 LQFP144-144 Pins, 20 x 20mm Welding Layout Recommendations

Note: Dimensions are marked in millimeters.

Figure 22 LQFP144 -144 Pins, 20 x20mm Schematic Diagram

- 19.9 -


- 22.6 -






6.3 **LQFP100 package information**

Figure 23 LQFP100 Package Diagram





- (1) The figure is not drawn to scale.
- (2) All pins should be soldered to the PCB.


Table 56 LQFP100 Package Data



	DIMENSION LIST (FOOTPRINT: 2.00)										
S/N	S/N SYM DIMENSIONS REMARKS										
1	А	MAX. 1.600	OVERALL HEIGHT								
2	A2	1.400±0.050	PKG THICKNESS								
3	D	16.000±0.200	LEAD TIP TO TIP								
4	D1	14.000±0.100	PKG LENGTH								
5	Е	16.000±0.200	LEAD TIP TO TIP								
6	E1	14.000±0.100	PKG WDTH								
7	L	0.600±0.150	FOOT LENGTH								
8	L1	1.000 REF	LEAD LENGTH								
9	е	0.500 BASE	LEAD PITCH								
10	H (REF)	(12.00)	CUM LEAD PITCH								
11	b	0.22±0.050	LEAD WIDTH								

Note: Dimensions are marked in millimeters.


Figure 24 LQFP100 - 100 Pins, 14 x 14mm Welding Layout Recommendations



Note: Dimensions are marked in millimeters.




Figure 25 LQFP100 - 100 Pins, 14 x 14mm Package Schematic Diagram






6.4 **LQFP64** package information

Figure 26 LQFP64 Package Diagram





- (1) The figure is not drawn to scale.
- (2) All pins should be soldered to the PCB.




Table 57 LQFP64 Package Data

S/N	SYM	DIMENSIONS	REMARKS
1	А	MAX.1.600	OVERALLHEIGHT
2	A2	1.400±0.050	PKGTHICKNESS
3	D	12.000±0.200	LEADTIPTOTIP
4	D1	10.000±0.100	PKGLENGTH
5	E	12.000±0.200	LEADTIPTOTIP
6	E1	10.000±0.100	PKGWIDTH
7	L	0.600±0.150	FOOTLENGTH
8	L1	1.000REF.	LEADLENGTH
9	е	0.500BASE	LEADPITCH
10	H(REF.)	(7.500)	GUM.LEADPITCH
11	b	0.220±0.050	LEADWIDTH

Note: Dimensions are marked in millimeters.


Figure 27 LQFP64 Welding Layout Recommendations



Note: Dimensions are marked in millimeters.



Figure 28 LQFP64 - 64 Pins, 10 x 10mm Package Schematic Diagram







7 Packaging Information


7.1 Reel packaging

Figure 29 Specification Drawing of Reel Packaging



Quadrant Assignments for PIN1 Orientation in Tape








All photos are for reference only, and the appearance is subject to the product.

Table 58 Reel Packaging Parameter Specification Table


Device	Package Type	Pins	SPQ	Reel Diameter (mm)	A0 (mm)	B0 (mm)	K0 (mm)	W (mm)	Pin1 Quadrant
APM32F407RET6	LQFP	64	1000	330	12.35	12.35	2.2	24	Q1
APM32F407RGT6	LQFP	64	1000	330	12.35	12.35	2.2	24	Q1
APM32F405RGT6	LQFP	64	1000	330	12.35	12.35	2.2	24	Q1

7.2 Tray packaging


Figure 30 Tray Packaging Diagram



Tray Dimensions







All photos are for reference only, and the appearance is subject to the product

Table 59 Tray Packaging Parameter Specification Table

Device	Package Type	Pins	SPQ	X-Dimension (mm)	Y-Dimension (mm)	X-Pitch (mm)	Y-Pitch (mm)	Tray Length (mm)	Tray Width (mm)
APM32F407IET6	LQFP	176	400	27	27	30.4	31.5	322.6	135.9
APM32F407IGT6	LQFP	176	400	27	27	30.4	31.5	322.6	135.9
APM32F407ZET6	LQFP	144	600	22.06	22.06	25.4	25.2	322.6	135.9
APM32F407ZGT6	LQFP	144	600	22.06	22.06	25.4	25.2	322.6	135.9
APM32F407VET6	LQFP	100	900	16.6	16.6	20.3	21	322.6	135.9
APM32F407VGT6	LQFP	100	900	16.6	16.6	20.3	21	322.6	135.9
APM32F407RET6	LQFP	64	1600	12.3	12.3	15.2	15.7	322.6	135.9
APM32F407RGT6	LQFP	64	1600	12.3	12.3	15.2	15.7	322.6	135.9
APM32F405ZGT6	LQFP	144	600	22.06	22.06	25.4	25.2	322.6	135.9
APM32F405VGT6	LQFP	100	900	16.6	16.6	20.3	21	322.6	135.9
APM32F405RGT6	LQFP	64	1600	12.3	12.3	15.2	15.7	322.6	135.9



8 Ordering Information

Figure 31 APM32F405xG 407xExG Series Ordering Information Diagram




Table 60 Ordering Information Table

Order code	FLASH (KB)	SRAM (KB)	Package	SPQ	Range of temperature				
APM32F407IGT6	1024	192+4	LQFP176	400	Industrial grade -40°C~85°C				
APM32F407IET6	512	192+4	LQFP176	400	Industrial grade -40°C~85°C				
APM32F407ZGT6	1024	192+4	LQFP144	600	Industrial grade -40°C~85°C				
APM32F407ZET6	512	192+4	LQFP144	600	Industrial grade -40°C~85°C				
APM32F407VGT6	1024	192+4	LQFP100	900	Industrial grade -40°C~85°C				
APM32F407VET6	512	192+4	LQFP100	900	Industrial grade -40°C~85°C				
APM32F407RGT6	1024	192+4	LQFP64	1600	Industrial grade -40°C~85°C				
APM32F407RET6	512	192+4	LQFP64	1600	Industrial grade -40°C~85°C				
APM32F407RGT6-R	1024	192+4	LQFP64	1000	Industrial grade -40°C~85°C				
APM32F407RET6-R	512	192+4	LQFP64	1000	Industrial grade -40°C~85°C				
APM32F405ZGT6	1024	192+4	LQFP144	600	Industrial grade -40°C~85°C				
APM32F405VGT6	1024	192+4	LQFP100	900	Industrial grade -40°C~85°C				
APM32F407RGT6	1024	192+4	LQFP64	1600	Industrial grade -40°C~85°C				
APM32F405RGT6-R	1024	192+4	LQFP64	1000	Industrial grade -40°C~85°C				



9 Commonly Used Function Module Denomination

Table 61 Commonly Used Function Module Denomination

Chinese description	Abbreviations	
Reset management unit	RMU	
Clock management unit	CMU	
Reset and clock management	RCM	
External interrupt	EINT	
General-purpose IO	GPIO	
Multiplexing IO	AFIO	
Wake-up controller	WUPT	
Buzzer	BUZZER	
Independent watchdog timer	IWDT	
Window watchdog timer	WWDT	
Timer	TMR	
CRC controller	CRC	
Power Management Unit	PMU	
DMA controller	DMA	
Analog-to-digital converter	ADC	
Real-time clock	RTC	
External memory controller	EMMC	
Controller local area network	CAN	
I2C Interface	I2C	
Serial peripheral interface	SPI	
Universal asynchronous transmitter receiver	UART	
Universal synchronous and asynchronous transmitter receiver	USART	
Flash interface control unit	FMC	



10 **Version History**

Table 62 Document Version History

Date	Versi on	Change History
2021.10	1.0	New creation
2022.4.1	1.1	(1) Modify pin definitions
		(2) The APM32F405xG model is added
2022.7.12	1.2	(1) Add 3.3 GPIO Multiplexing Function Configuration
		(2) Modify the Arm trademark
		(3) Add the statement
		(4) Add DMC pin description



Statement

This document is formulated and published by Geehy Semiconductor Co., Ltd. (hereinafter referred to as "Geehy"). The contents in this document are protected by laws and regulations of trademark, copyright and software copyright. Geehy reserves the right to make corrections and modifications to this document at any time. Please read this document carefully before using Geehy products. Once you use the Geehy product, it means that you (hereinafter referred to as the "users") have known and accepted all the contents of this document. Users shall use the Geehy product in accordance with relevant laws and regulations and the requirements of this document.

1. Ownership

This document can only be used in connection with the corresponding chip products or software products provided by Geehy. Without the prior permission of Geehy, no unit or individual may copy, transcribe, modify, edit or disseminate all or part of the contents of this document for any reason or in any form.

The "极海" or "Geehy" words or graphics with "®" or "TM" in this document are trademarks of Geehy. Other product or service names displayed on Geehy products are the property of their respective owners.

2. No Intellectual Property License

Geehy owns all rights, ownership and intellectual property rights involved in this document.

Geehy shall not be deemed to grant the license or right of any intellectual property to users explicitly or implicitly due to the sale or distribution of Geehy products or this document.

If any third party's products, services or intellectual property are involved in this document, it shall not be deemed that Geehy authorizes users to use the aforesaid third party's products, services or intellectual property, unless otherwise agreed in sales order or sales contract.

3. Version Update

Users can obtain the latest document of the corresponding models when ordering Geehy products.

If the contents in this document are inconsistent with Geehy products, the agreement in thesales order or the sales contract shall prevail.

4. Information Reliability

The relevant data in this document are obtained from batch test by Geehy Laboratory or cooperative third-party testing organization. However, clerical errors in correction or errors caused by differences in testing environment may occur inevitably. Therefore, users should understand that Geehy does not bear any responsibility for such errors that may occur in this document. The relevant data in this document are only used to guide users as performance



parameter reference and do not constitute Geehy's guarantee for any product performance.

Users shall select appropriate Geehy products according to their own needs, and effectively verify and test the applicability of Geehy products to confirm that Geehy products meet their own needs, corresponding standards, safety or other reliability requirements. If loses are caused to users due to the user's failure to fully verify and test Geehy products, Geehy will not bear any responsibility.

5. Legality

USERS SHALL ABIDE BY ALL APPLICABLE LOCAL LAWS AND REGULATIONS WHEN USING THIS DOCUMENT AND THE MATCHING GEEHY PRODUCTS. USERS SHALL UNDERSTAND THAT THE PRODUCTS MAY BE RESTRICTED BY THE EXPORT, RE-EXPORT OR OTHER LAWS OF THE COUNTIRIES OF THE PRODUCTS SUPPLIERS, GEEHY, GEEHY DISTRIBUTORS AND USERS. USERS (ON BEHALF OR ITSELF, SUBSIDIARIES AND AFFILIATED ENTERPRISES) SHALL AGREE AND PROMISE TO ABIDE BY ALL APPLICABLE LAWS AND REGULATIONS ON THE EXPORT AND RE-EXPORT OF GEEHY PRODUCTS AND/OR TECHNOLOGIES AND DIRECT PRODUCTS.

6. Disclaimer of Warranty

THIS DOCUMENT IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TO THE EXTENT PERMITTED BY APPLICABLE LAW.

GEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING FROM THE SUBSEQUENT DESIGN OR USE BY USERS.

7. Limitation of Liability

IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL GEEHY OR ANY OTHER PARTY WHO PROVIDE THE DOCUMENT "AS IS", BE LIABLE FOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, DIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE DOCUMENT (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY USERS OR THIRD PARTIES).

8. Scope of Application

The information in this document replaces the information provided in all previous versions of the document.

© 2021-2022 Geehy Semiconductor Co., Ltd. - All Rights Reserved