Operating System

Dr. Guojun LIU

Harbin Institute of Technology

http://guojunos.hit.edu.cn

Basic

- Fundamental Data Types in Memory
- Registers
 - General System and Application Programming Registers
 - Special Uses of General-purpose Registers
 - Use of Segment Registers for Flat Memory Model
 - Use of Segment Registers in Segmented Memory Model
 - Default Segment Selection Rules
- EFLAGS Transfer Instructions

Dr. GuoJun LIU

Dr. GuoJun LIU

- Stack
 - Stack Structure
 - Setting Up a StackCalling Procedures Using Call And
- Ret

 Stack Switch on a Call to a
- Stack Switch on a Call to a Different Privilege Level
- Stack Usage on Transfers to Interrupt and Exception Handling Routines
- Conditional Jump Instructions
- I/O Permission Bit Map

Chapter A1

Intel IA-32 Architectures
Software Developer's Manual



Intel IA-32 用户开发手册


Fundamental Data Types in Memory 7AH DH FEH СН 06H 1FH A4H Contains 7AFE06361FA4230BH 67H 4H Word at Address 2H Contains 74CBH Double quadword at Address 0H Contains 4E127AFE06361FA4230B456774CB3112 Word at Address 1H Contains CB31H 31H он 🛓


Operating System

Outline


- Basic
- System Architecture Overview
- Protected-mode Memory Management
- **■** Segment Descriptor
- Protection
- Interrupt And Exception Handling
- Task Management


Dr. GuoJun LIU Operating System Slides-3







Reference Type	Register Used	Segment Used	Default Selection Rule	
Instructions	S CS Code Segment All instruction fetches.		All instruction fetches.	
Stack	SS	Stack Segment	All stack pushes and pops. Any memory reference which uses the ES or EBP register as a base register.	
Local Data	DS	Data Segment	All data references, except when relative to stack or string destination.	
Destination Strings	ES	Data Segment pointed to with the ES register	Destination of string instructions.	














Setting Up a Stack To set a stack and establish it as the current stack, the program or operating system/executive must do the following Establish a stack segment. Load the segment selector for the stack segment into the SS register using a MOV, POP, or LSS instruction. Load the stack pointer for the stack into the ESP register using a MOV, POP, or LSS instruction. The LSS instruction can be used to load the SS and ESP registers in one operation































Instruction	Description	Useful to Application?	Protected from Application?
LLDT	Load LDT Register		
SLDT	Store LDT Register	No	No
LGDT	Load GDT Register	No	Yes
SGDT	Store GDT Register	No	No
LTR	Load Task Register	No	Yes
STR	Store Task Register	No	No
LIDT	Load IDT Register	No No	Yes No
SIDT	Store IDT Register		
MOV CRn	Load and store control registers	No	Yes
SMSW	Store MSW	Yes	No
LMSW	Load MSW	No	Yes
CLTS	Clear TS flag in CR0	No	Yes
MOV DRn	Load and store debug registers	No	Yes
HLT	Halt Processor	No	Yes





Protected-mode Memory Management


- Memory management overview
- Multi-Segment Model
- Logical Address to Linear Address Translation
- Linear Address to Physical Address Translation
- **■** Segment Selector
- **■** Segment Registers
- Global and Local Descriptor Tables (GDT and LDT)
- System Table Registers and System Segment Selector


Dr. GuoJun LIU Operating System Slides-26



















Segment Registers Two kinds of load instructions are provided for loading the segment registers Direct load instructions such as the MOV, POP, LDS, LES, LSS, LGS, and LFS instructions These instructions explicitly reference the segment registers Implied load instructions such as the far pointer versions of the CALL, JMP, and RET instructions, the SYSENTER and SYSEXIT instructions, and the IRET, INTn, INTO and INT3 instructions. These instructions change the contents of the CS register (and sometimes other segment registers) as an incidental part of their operation





Operating System


Dr. GuoJun LIU


System Descriptor Types


- When the S (descriptor type) flag in a segment descriptor is clear, the descriptor type is a system descriptor
 - Local descriptor-table (LDT) segment descriptor
 - > Task-state segment (TSS) descriptor
 - ➤ Call-gate descriptor
 - ➤ Interrupt-gate descriptor
 - Trap-gate descriptor
 - Task-gate descriptor





Dr. GuoJun LIU Operating System



















Call-Gate Descriptor It performs six functions It specifies the code segment to be accessed It defines an entry point for a procedure in the specified code segment The offset field specifies the entry point It specifies the privilege level required for a caller trying to access the procedure If a stack switch occurs, it specifies the number of optional parameters to be copied between stacks It defines the size of values to be pushed onto the target stack It defines the size of values to be pushed onto the target stack It specifies whether the call-gate descriptor is valid













Interrupt And Exception Handling Relationship of the IDTR and IDT IDT Gate Descriptors Interrupt Procedure Call Stack Usage on Transfers to Interrupt and Exception-Handling Routines Interrupt Task Switch


Operating System


Slides-50

Dr. GuoJun LIU










Task State

Dr. GuoJun LIU

Dr. GuoJun LIU


- Items define the state of the currently executing task
 - > The task's current execution space, defined by the segment selectors in the segment registers (CS, DS, SS, ES,FS, and GS)
 - > The state of the general-purpose registers
 - > The state of the EFLAGS register
 - ➤ The state of the **EIP register**
 - ➤ The state of control register CR3
 - The state of the task register
 - The state of the LDTR register
 - The I/O map base address and I/O map in TSS
 - > Stack pointers to the privilege 0, 1, and 2 stacks in TSS
 - ➤ Link to previously executed task in TSS

Slides-59




Executing a Task ■ Software or the processor can dispatch a task for execution in one of the following ways: A explicit call to a task with the CALL instruction ➤ A explicit jump to a task with the JMP instruction ➤ An implicit call (by the processor) to an interrupt-handler task An implicit call to an exception-handler task > A return (initiated with an IRET instruction) • when the NT flag in the EFLAGS register is set


Operating System





Task Management Data Structures ■ Task-state segment (TSS) ■ Task-gate descriptor ■ TSS descriptor ■ Task register ■ NT flag in the EFLAGS register


Operating System

















Task Logical Address Space

- Through the segment descriptors in the GDT
- Through a shared LDT
- Through segment descriptors in distinct LDTs that are mapped to common addresses in linear address space

Dr. GuoJun LIU

Operating System

Slides-68

Summary

- Basic
- System Architecture Overview
- Protected-mode Memory Management
- Segment Descriptor
- Protection
- Interrupt And Exception Handling
- Task Management

Dr. GuoJun LIU

Operating System

Slides-69