

Operating System

Dr. GuoJun LIU

Harbin Institute of Technology

<http://guojunos.hit.edu.cn>

Basic

- **Fundamental Data Types in Memory**
- **Registers**
 - General System and Application Programming Registers
 - Special Uses of General-purpose Registers
 - Use of Segment Registers for Flat Memory Model
 - Use of Segment Registers in Segmented Memory Model
 - Default Segment Selection Rules
- **EFLAGS Transfer Instructions**
- **Stack**
 - Stack Structure
 - Setting Up a Stack
 - Calling Procedures Using Call And Ret
 - Stack Switch on a Call to a Different Privilege Level
 - Stack Usage on Transfers to Interrupt and Exception Handling Routines
- **Conditional Jump Instructions**
- **I/O Permission Bit Map**

Dr. GuoJun LIU

Operating System

Slides-4


Chapter A1

Intel IA-32 Architectures
Software Developer's Manual



Intel IA-32 用户开发手册

Fundamental Data Types in Memory



Dr. GuoJun LIU

Operating System

Slides-5

Outline


- **Basic**
- **System Architecture Overview**
- **Protected-mode Memory Management**
- **Segment Descriptor**
- **Protection**
- **Interrupt And Exception Handling**
- **Task Management**

Dr. GuoJun LIU

Operating System

Slides-3

General System and Application Programming Registers



Dr. GuoJun LIU

Operating System

Slides-6

Special uses of general-purpose registers

- **EAX**
 - Accumulator for operands and results data
- **EBX**
 - Pointer to data in the DS segment
- **ECX**
 - Counter for string and loop operations
- **EDX**
 - I/O pointer
- **ESI**
 - Pointer to data in the segment pointed to by the DS register; source pointer for string operations
- **EDI**
 - Pointer to data (or destination) in the segment pointed to by the ES register; destination pointer for string operations
- **ESP**
 - Stack pointer (in the SS segment)
- **EBP**
 - Pointer to data on the stack (in the SS segment)

Dr. GuoJun LIU

Operating System

Slides-7

Default Segment Selection Rules


Reference Type	Register Used	Segment Used	Default Selection Rule
Instructions	CS	Code Segment	All instruction fetches.
Stack	SS	Stack Segment	All stack pushes and pops. Any memory reference which uses the ESP or EBP register as a base register.
Local Data	DS	Data Segment	All data references, except when relative to stack or string destination.
Destination Strings	ES	Data Segment pointed to with the ES register	Destination of string instructions.

Dr. GuoJun LIU

Operating System

Slides-10

Use of Segment Registers for Flat Memory Model




Dr. GuoJun LIU

Operating System

Slides-8

EFLAGS Transfer Instructions




Dr. GuoJun LIU

Operating System

Slides-11

Use of Segment Registers in Segmented Memory Model




Dr. GuoJun LIU

Operating System

Slides-9

Stack Structure



Dr. GuoJun LIU

Operating System

Slides-12

Setting Up a Stack


- To set a stack and establish it as the **current stack**, the program or operating system/executive must do the following
 - Establish a stack segment.
 - Load the **segment selector** for the stack segment into the **SS** register using a **MOV, POP, or LSS** instruction.
 - Load the **stack pointer** for the stack into the **ESP** register using a **MOV, POP, or LSS** instruction.
 - The LSS instruction can be used to load the SS and ESP registers in one operation

Dr. GuoJun LIU

Operating System


Slides-13

Stack Usage on Transfers to Interrupt Exception Handling Routines



Slides-16

Calling Procedures Using Call And Ret



Dr. GuoJun LIU

Operating System

Slides-14

Conditional Jump Instructions


Instruction Mnemonic	Condition (Flag States)	Description
Unsigned Conditional Jumps		
J(A)/J(BE)	(CF or ZF) = 0	Above/not below or equal
J(AE)/J(B)	CF = 0	Above or equal/not below
J(B)/J(AE)	CF = 1	Below/not above or equal
J(BE)/J(A)	(CF or ZF) = 1	Below or equal/not above
J(C)	CF = 1	Carry
J(E)/J(Z)	ZF = 1	Equal/zero
J(NC)	CF = 0	Not carry
J(NE)/J(NZ)	ZF = 0	Not equal/not zero
J(NP)/J(PO)	PF = 0	Not parity/parity odd
J(P)/J(PE)	PF = 1	Parity/parity even
J(CXZ)	CX = 0	Register CX is zero
J(ECXZ)	ECX = 0	Register ECX is zero
Signed Conditional Jumps		
J(G)/J(LE)	((SF xor OF) or ZF) = 0	Greater/not less or equal
J(GE)/J(NL)	(SF xor OF) = 0	Greater or equal/not less
J(L)/J(OE)	(SF xor OF) = 1	Less/not greater or equal
J(LE)/J(NG)	((SF xor OF) or ZF) = 1	Less or equal/not greater
J(O)	OF = 0	Not overflow
J(S)	SF = 0	Not sign (non-negative)
J(O)	OF = 1	Overflow
J(S)	SF = 1	Sign (negative)

Dr. GuoJun LIU

Operating System

Slides-17

Stack Switch on a Call to a Different Privilege Level




Dr. GuoJun LIU

Operating System

Slides-15

I/O Permission Bit Map



Dr. GuoJun LIU

Operating System

Slides-18

2

-
- Dr. GuoJun LIU

Operating System

Slides-19

31 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved (set to 0)																						ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	SF	ZF	OF	AF	PF	CF
---------------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----	-----	-----	----	----	----	----	------	----	----	----	----	----	----	----	----	----

ID — Identification Flag
VIP — Virtual Interrupt Pending
VIF — Virtual Interrupt Flag
AC — Alignment Check
VM — Virtual-8086 Mode
RF — Resume Flag
NT — Nested Task Flag
IOPL — I/O Privilege Level
IF — Interrupt Enable Flag
TF — Trap Flag

Reserved

Dr. GuoJun LIU

Operating System

Slides-22

The diagram illustrates the x86-64 architecture, showing the flow of control and data between various registers, tables, and segments. Key components include:

- Registers:** EFLAGS Register, Control Registers (CR4, CR3, CR2, CR0), Task Register, Segment Selector, Register, Global Descriptor Table (GDT), Local Descriptor Table (LDT), Call-Gate Segment Selector, XCR0 (XFEM), IDTR, and LDTR.
- Tables:** Interrupt Descriptor Table (IDT), Task-State Segment (TSS), and Segment Selector.
- Segments:** Code, Data or Stack Segment, Task-State Segment (TSS), and Protected Procedure.
- Handlers:** Interrupt Handler, Exception Handler, and Task-State Segment (TSS).
- Flow:** The diagram shows the flow of control and data between these components, including the selection of segments and the execution of handlers.

System Table Registers

	47(79)	16 15	0
GDTR	32(64)-bit Linear Base Address	16-Bit Table Limit	
IDTR	32(64)-bit Linear Base Address	16-Bit Table Limit	

Dr. GuoJun LIU

Operating System

Slides-23

Dr. GuoJun LIU
Operating System
Slides-21

31(63) 20 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved S M E P V M M X X E P C E E P M M C A S E P D L T S V M E

OSXSAVE FSGSBASE PCIDE OSFXSR OSXMMEXCPT

31(63) 12 11 5 4 3 2

Page-Directory Base PCD PWT

31(63) 0

Page-Fault Linear Address

31(63) 0

31 30 29 28 19 18 17 16 15 6 5 4 3 2 1 0

PCD N W A M W P E M T E M P E

Dr. GuoJun LIU

Operating System


Slides-24

Instruction	Description	Useful to Application?	Protected from Application?
LLDT	Load LDT Register	No	Yes
SLDT	Store LDT Register	No	No
LGDT	Load GDT Register	No	Yes
SGDT	Store GDT Register	No	No
LTR	Load Task Register	No	Yes
STR	Store Task Register	No	No
LIDT	Load IDT Register	No	Yes
SIDT	Store IDT Register	No	No
MOV CRn	Load and store control registers	No	Yes
SMSW	Store MSW	Yes	No
LMSW	Load MSW	No	Yes
CLTS	Clear TS flag in CR0	No	Yes
MOV DRn	Load and store debug registers	No	Yes
HLT	Halt Processor	No	Yes

Summary of System Instructions

Slides-25

Multi-Segment Model



Dr. GuoJun LIU

Operating System

Slides-28

Protected-mode Memory Management


- Memory management overview
- Multi-Segment Model
- Logical Address to Linear Address Translation
- Linear Address to Physical Address Translation
- Segment Selector
- Segment Registers
- Global and Local Descriptor Tables (GDT and LDT)
- System Table Registers and System Segment Selector

Dr. GuoJun LIU

Operating System

Slides-26

Logical Address to Linear Address Translation




Dr. GuoJun LIU

Operating System

Slides-29

Memory Management Overview




Dr. GuoJun LIU

Operating System

Slides-27

Linear Address to Physical Address Translation




This page mapping example is for 4-KByte pages and the normal 32-bit physical address size.
*Physical Address

Dr. GuoJun LIU


Operating System

Slides-30

Segment Selector



Global and Local Descriptor Tables




Segment Registers

Visible Part	Hidden Part	
Segment Selector	Base Address, Limit, Access Information	CS
		SS
		DS
		ES
		FS
		GS

System Table Registers

GDTR IDTR




Segment Registers

- **Two kinds** of load instructions are provided for loading the segment registers
 - **Direct load instructions** such as the **MOV**, **POP**, **LDS**, **LES**, **LSS**, **LGS**, and **LFS** instructions
 - These instructions explicitly reference the segment registers
 - **Implied load instructions** such as the far pointer versions of the **CALL**, **JMP**, and **RET** instructions, the **SYSENTER** and **SYSEXIT** instructions, and the **IRET**, **INTn**, **INTO** and **INT3** instructions.
 - These instructions change the contents of the CS register (and sometimes other segment registers) as an incidental part of their operation

System Segment Selector

LDTR TR



Segment Descriptor


- Segment Descriptor
- Code- and Data-Segment Types
- System Descriptor Types
- Gate Descriptors
- Call-Gate Descriptor
- Call-Gate Mechanism

System Descriptor Types

- When the S (descriptor type) flag in a segment descriptor is clear, the descriptor type is a system descriptor
 - Local descriptor-table (LDT) segment descriptor
 - Task-state segment (TSS) descriptor
 - Call-gate descriptor
 - Interrupt-gate descriptor
 - Trap-gate descriptor
 - Task-gate descriptor

S=0

Segment Descriptor



- L — 64-bit code segment (IA-32e mode only)
- AVL — Available for use by system software
- BASE — Segment base address
- D/B — Default operation size (0 = 16-bit segment; 1 = 32-bit segment)
- DPL — Descriptor privilege level
- G — Granularity
- LIMIT — Segment Limit
- P — Segment present
- S — Descriptor type (0 = system; 1 = code or data)
- TYPE — Segment type

Type Field					Description
Decimal	11	10	9	8	32-Bit Mode
0	0	0	0	0	Reserved
1	0	0	0	1	16-bit TSS (Available)
2	0	0	1	0	LDT
3	0	0	1	1	16-bit TSS (Busy)
4	0	1	0	0	16-bit Call Gate
5	0	1	0	1	Task Gate
6	0	1	1	0	16-bit Interrupt Gate
7	0	1	1	1	16-bit Trap Gate
8	1	0	0	0	Reserved
9	1	0	0	1	32-bit TSS (Available)
10	1	0	1	0	Reserved
11	1	0	1	1	32-bit TSS (Busy)
12	1	1	0	0	32-bit Call Gate
13	1	1	0	1	Reserved
14	1	1	1	0	32-bit Interrupt Gate
15	1	1	1	1	32-bit Trap Gate

S=0

System-Segment and Gate-Descriptor Types

Type Field					Descriptor Type	Description
Decimal	11	10	9	8		
0	0	0	0	0	Data	Read-Only
1	0	0	0	1	Data	Read-Only, accessed
2	0	0	1	0	Data	Read/Write
3	0	0	1	1	Data	Read/Write, accessed
4	0	1	0	0	Data	Read-Only, expand-down
5	0	1	0	1	Data	Read-Only, expand-down, accessed
6	0	1	1	0	Data	Read/Write, expand-down
7	0	1	1	1	Data	Read/Write, expand-down, accessed
8	1	0	0	0	Code	Execute-Only
9	1	0	0	1	Code	Execute-Only, accessed
10	1	0	1	0	Code	Execute/Read
11	1	0	1	1	Code	Execute/Read, accessed
12	1	1	0	0	Code	Execute-Only, conforming
13	1	1	0	1	Code	Execute-Only, conforming, accessed
14	1	1	1	0	Code	Execute/Read, conforming
15	1	1	1	1	Code	Execute/Read, conforming, accessed

S=1


Code- and Data-Segment Types

Gate Descriptors

- To provide controlled access to code segments with different privilege levels, the processor provides special set of descriptors called gate descriptors
- There are four kinds of gate descriptors
 - Call gates (Type=12)
 - Trap gates (Type=14)
 - Interrupt gates (Type=15)
 - Task gates (Type=5)

Be very different from other descriptors, **segment selector** instead of **base address**

Call-Gate Descriptor



Dr. GuoJun LIU

Operating System

Slides-43

Protection

- Privilege Check for Control Transfer with Call Gate
- Example of Accessing Call Gates At Various Privilege Levels

Dr. GuoJun LIU

Operating System

Slides-46

Call-Gate Descriptor


- It performs six functions
 - It specifies the **code segment** to be accessed
 - It defines an **entry point for a procedure** in the specified code segment
 - The **offset field** specifies the entry point
 - It specifies the **privilege level** required for a caller trying to access the procedure
 - If a **stack switch occurs**, it specifies the **number of optional parameters** to be copied between stacks
 - It defines the **size of values** to be pushed onto the target stack
 - 16-bit gates force 16-bit pushes and 32-bit gates force 32-bit pushes
 - It specifies whether the **call-gate descriptor is valid**

Dr. GuoJun LIU

Operating System

Slides-44

Privilege Check for Control Transfer with Call Gate




Dr. GuoJun LIU

Operating System

Slides-47

Call-Gate Mechanism




Dr. GuoJun LIU

Operating System

Slides-45

Example of Accessing Call Gates At Various Privilege Levels




Dr. GuoJun LIU

Operating System

Slides-48

Stack Switching



Dr. GuoJun LIU

Operating System

Slides-49



Slides-52


Interrupt And Exception Handling

- Relationship of the IDTR and IDT
- IDT Gate Descriptors
- Interrupt Procedure Call
- Stack Usage on Transfers to Interrupt and Exception-Handling Routines
- Interrupt Task Switch

Dr. GuoJun LIU


Operating System

Slides-50



Slides-53


Relationship of IDTR and IDT




Dr. GuoJun LIU

Operating System

Slides-51



Slides-54



Task State

■ Items define the state of the currently executing task

- The task's current execution space, defined by the segment selectors in the **segment registers** (CS, DS, SS, ES, FS, and GS)
- The state of the **general-purpose registers**
- The state of the **EFLAGS register**
- The state of the **EIP register**
- The state of **control register CR3**
- The state of the **task register**
- The state of the **LDTR register**
- The **I/O map** base address and I/O map in TSS
- **Stack pointers** to the privilege 0, 1, and 2 stacks in TSS
- **Link to previously executed task** in TSS

Dr. GuoJun LIU

Operating System

Slides-58

Task Management

- Structure of a Task
- Task State
- Executing a Task
- Task Management Data Structures
- 32-Bit Task-State Segment (TSS)
- TSS Descriptor
- Task Register
- Task Gates Referencing the Same Task
- Task Switching
- Nested Tasks
- Task Logical Address Space

Dr. GuoJun LIU

Operating System

Slides-56

Executing a Task

■ Software or the processor can dispatch a task for execution in one of the following ways:


- A **explicit call** to a task with the CALL instruction
- A **explicit jump** to a task with the JMP instruction
- An **implicit call** (by the **processor**) to an interrupt-handler task
- An **implicit call** to an exception-handler task
- A **return (initiated with an IRET instruction)**
 - when the NT flag in the EFLAGS register is set

Dr. GuoJun LIU

Operating System

Slides-59

Structure of a Task



Task Management Data Structures

- Task-state segment (TSS)
- Task-gate **descriptor**
- TSS **descriptor**
- Task register
- **NT flag** in the EFLAGS register

Dr. GuoJun LIU

Operating System

Slides-60


31	15	0	100
I/O Map Base Address	Reserved		T
Reserved	LDT Segment Selector		96
Reserved	GS		92
Reserved	FS		88
Reserved	DS		84
Reserved	SS		80
Reserved	CS		76
Reserved	ES		72
EDI			68
ESI			64
EBP			60
ESP			56
EBX			52
EDX			48
ECX			44
EAX			40
EFLAGS			36
EIP			32
CR3 (PDBR)			28
Reserved	SS2		24
ESP2			20
Reserved	SS1		16
ESP1			12
Reserved	SS0		8
ESP0			4
Reserved	Previous Task Link		0

Reserved bits. Set to 0.

32-Bit Task-State Segment (TSS)

Slides-61

Task Gates Referencing the Same Task




Dr. GuoJun LIU

Operating System

Slides-64

TSS Descriptor



AVL Available for use by system software
B Busy flag
BASE Segment Base Address
DPL Descriptor Privilege Level
G Granularity
LIMIT Segment Limit
P Segment Present
TYPE Segment Type

B = 0, TYPE = 9
B = 1, TYPE = 11

Dr. GuoJun LIU

Operating System

Slides-62

Task Switching

■ The processor transfers execution to another task in one of four cases


- The current program, task, or procedure executes a JMP or CALL instruction to a **TSS descriptor** in the GDT
- The current program, task, or procedure executes a JMP or CALL instruction to a **task-gate descriptor** in the **GDT** or the **current LDT**
- An interrupt or exception vector points to a **task-gate descriptor** in the IDT
- The **current task executes an IRET** when the **NT flag** in the **EFLAGS register** is set

Dr. GuoJun LIU

Operating System

Slides-65


Task Register



Dr. GuoJun LIU


Operating System

Slides-63



Slides-66

Nested Tasks



Task Logical Address Space

- Through the segment descriptors in the GDT
- Through a shared LDT
- Through segment descriptors in distinct LDTs that are mapped to common addresses in linear address space

Summary

- Basic
- System Architecture Overview
- Protected-mode Memory Management
- Segment Descriptor
- Protection
- Interrupt And Exception Handling
- Task Management