## **CS 211: High Performance Computing Project 1**

Performance Optimization via Register and Cache Reuse

Due date: 11:59pm, Oct 13th, 2017

Note: You need to upload a pdf report for the project into the iLearn system. Please also upload all your source codes and a makefile as a tar file into iLearn system so that our TA can verify what you achieved in your report.

## 1. Register Reuse (50 points).

**Part #1.** (20 points) Assume your computer is able to complete 4 double floating-point operations per cycle when operands are in registers and it takes an additional delay of 100 cycles to access any operands that are not in registers. The clock frequency of your computer is 2 Ghz. How long it will take for your computer to finish the following algorithm *dgemm0* and *dgemm1* respectively for n= 1000? How much time is wasted on accessing operands that are not in registers? Implement the algorithm *dgemm0* and *dgemm1* and test them on TARDIS with n= 64, 128, 256, 512, 1024, 2048. Measure the time spend in the triple loop for each algorithm. Calculate the performance (in Gflops) of each algorithm. Performance is often defined as the number of floating-point operations performed per second. A performance of 1 Gflops means 1 billion of floating-point operations per second. You must use the system default compiler to compile your program. Your test matrices have to be 64 bit double floating point random numbers. Report the maximum difference of all matrix elements between the two results obtained from the two algorithms. This maximum difference can be used as a way to check the correctness of your implementation.

**Part #2.** (20 points) Let's use *dgemm2* to denote the algorithm in the following ppt slide from our class. Implement *dgemm2* and test it on TARDIS with n= 64, 128, 256, 512, 1024, 2048. Measure the time spend in the algorithm. Calculate the performance (in Gflops) of the algorithm. You must use the system default compiler to compile your program. Your test matrices have to be 64 bit double floating point random numbers. Do not forget to check the correctness of your computation results.

## **Exploit more aggressive register reuse**

```
c = (double *) calloc(sizeof(double), n*n);
 /* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
    int i, j, k;
for (i = 0; i < n; i+=2)</pre>
         for (j = 0; j < n; j+=2)
for (k = 0; k < n; k+=2)
                    <body>
<body>
c[i*n + j]
                    = a[i*n + k]*b[k*n + j] + a[i*n + k+1]*b[(k+1)*n + j]
                       + c[i*n + j]
c[(i+1)*n + j]
                     = a[(i+1)*n + k]*b[k*n + j] + a[(i+1)*n + k+1]*b[(k+1)*n + j]
                       + c[(i+1)*n + j]
                     = a[i*n + k]*b[k*n + (j+1)] + a[i*n + k+1]*b[(k+1)*n + (j+1)]
c[i*n + (j+1)]
                       + c[i*n + (j+1)]
c[(i+1)*n + (j+1)] = a[(i+1)*n + k]*b[k*n + (j+1)]
                       + a[(i+1)*n + k+1]*b[(k+1)*n + (j+1)] + c[(i+1)*n + (j+1)]
  Every array element a [...], b [...] is used twice within <body>

    Define 4 registers to replace a [...], 4 registers to replace b [...] within <body>

■ Every array element c[...] is used n times in the k-loop
    ■ Define 4 registers to replace c[...] before the k-loop begin
```

Part #3 (10 points). Assume you have 16 registers to use, please maximize the register reuse in your code (call this version code **dgemm3**) and compare your performance with *dgemm0*, *dgemm1*, *and dgemm2*.

## 2. Cache Reuse (50 points).

Suppose your data cache has 60 lines and each line can hold 10 doubles. You are performing a matrix-matrix multiplication (C=C+A\*B) with square matrices of size 10000X10000 and 10X10 respectively. Assume data caches are only used to cache matrix elements which are doubles. The cache replacement rule is *least recently used first*. Assume no registers can be used to cache intermediate computing results. One-dimensional arrays are used to represent matrices with the row major order.

```
/* ijk – simple triple loop algorithm with simple single register reuse*/
for (i=0; i< n; i++)
for (j=0; j< n; j++) {
    register double r=c[i*n+j];
    for (k=0; k< n; k++)
    r += a[i*n+k]*b[k*n+j];
    c[i*n+j]=r;
}
```

```
/* ijk - blocked \ version \ algorithm*/ \\ for \ (i = 0; \ i < n; \ i+=B) \\ for \ (j = 0; \ j < n; \ j+=B) \\ for \ (k = 0; \ k < n; \ k+=B) \\ /* \ B \ x \ B \ mini \ matrix \ multiplications */ \\ for \ (i1 = i; \ i1 < i+B; \ i1++) \\ for \ (j1 = j; \ j1 < j+B; \ j1++) \ \{ \\ register \ double \ r=c[i1*n+j1]; \\ for \ (k1 = k; \ k1 < k+B; \ k1++) \\ r \ += a[i1*n + k1]*b[k1*n + j1]; \\ c[i1*n+j1]=r; \\ \}
```

- **Part 1.** (15 points) When matrix-matrix multiplication is performed using the *simple triple-loop* algorithm with single register reuse, there are 6 versions of the algorithm (ijk, ikj, jik, jki, kij, kji). Calculate the **number** of read cache misses for **each** element in **each** matrix for **each** version of the algorithm when the sizes of the matrices are **10000X10000** and **10X10** respectively. What is the percentage of read cache miss for each algorithm?
- **Part 2.** (15 points) If matrices are partitioned into block matrices with each block being a 10 by 10 matrix, then the matrix-matrix multiplication can be performed using one of the 6 *blocked version algorithms* (ijk, ikj, jik, jki, kij, kji). Assume the multiplication of two blocks in the inner three loops uses the same loop order as the three outer loops in the blocked version algorithms. Calculate the **number** of read cache misses for **each** element in **each** matrix for **each** version of the blocked algorithm when the size of the matrices is **10000**. What is the percentage of read cache miss for each algorithm?
- **Part 3.** (10 points) Implement the algorithms in part (1) and (2). Report your execution time on TARDIS cluster. Adjust the block size from 10 to other numbers to see what is the optimal block size on your computer. Compile your code using the default compiler on Tardis without optimization tag. Compare and analyze the performance of your codes for n=2048. Please always verify the correctness of your code.
- **Part 4.** (10 points) Improve your implementation by using both cache blocking and register blocking at the same time. Optimize your block sizes. Compile your code using both the default compiler and gcc-4.7.2 with different optimization flags (-O0, -O1, -02, and -O3.) respectively. Compare and analyze the performance of your codes for n=2048. Highlight the best performance you achieved. Please always verify the correctness of your code.