
CPUs CPU Instructions Computer operation

Luscombe Lab Tech Meeting - 2022-02-23 Marc Jones



Chris explained how to string logic gates together into Arithmetic Logic Units

Where did we stop last time? Normal instructions Compressed 00000 SUB 10000 CMP SUB 00001 AND 10001 TEST AND 00010 ADD 10010 LW 010 ADD 00011 OR 10011 SW 011 CMP 00100 XOR 10100 LH LW 100 00101 LSR 10101 SH 101 SW 00110 LSL 10110 LB LDI 00111 ASR 10111 SB 111 MOV 01000 BREV 11000 LDI 11001 01001 LDILO Reserved for FPU 01010 MPYUHI 11010 FPADD

ZipCPU Instruction Set

11100 BREAK 11100

11101

11101 LOCK

11110 SIM

01011 MPYSHI Special Insn 11011

01100 MPY

01101 MOV

01110 DIVU

01111 DIVS

And touched on CPU instruction sets and how CPUs are actually made


FPSUB

FPMPY

FPDIV

FPI2F


FPF2I



The simplest explanation is that a CPU follows a set of instructions to perform some operation on a set of inputs.

Von Neumann architecture

How is code translated to binary?



General structure of a machine code instruction

Opcode Operand / Address of operand

- The Operation code (Opcode) field specifies the operation to be performed
- The Address field contains the location of the operand (register or memory location)

Example

Assembly language

Move the number 97 (61 in hexadecimal) to some memory called the AL register

MOV AL, 61h

Example

Assembly language

Move the number 97 (61 in hexadecimal) to some memory called the AL register

x86 Machine code 10110000 01100001

MOV AL, 61h

Mnemonic and opcode

Example

Assembly language

Move the number 97 (61 in hexadecimal) to some memory called the AL register

10110000 01100001

MOV AL, 61h

x86 Machine code

Instruction Set Architecture Branch evaluation constant Endianness constant Extensions constant Open constant Con ♦ Version ♦ Intro-Instruction encoding • Type ♦ Design ♦ (excluding ♦ Variable (8086 ~ 80386: 1 and 6 bytes /w MMU + intel SDK, 80486: 2 to x87, IA-32, 8 (+ 4 or 6 5 bytes with MMX, 3DNow! segment reg.) prefix, pentium SSE. and onward: 2 to SSE2, PAE, 2 (integer) 16, 32, 64 Register-16 (+ 2 4 bytes with Condition 1978 3 (AVX)[a] CISC x86-64, SSE3, (16→32→64) segment reg. prefix, x64: 4 Memory code 4 (FMA4)[4] SSSE3 SSE4 gs/cs) (64-bit) bytes prefix, third BMI, AVX, 32 with AVXparty x86 AES, FMA, 512 emulation: 1 to XOP, F16C 15 bytes w/o prefix & MMU SSE/MMX: 4 bytes /w prefix AVX: 8 Bytes /w prefix) 32 (including MVI, BWX, Alpha RISC Fixed (32-bit) Register "zero") register FIX, CIX 16 or 32 APEX User-16/32/64 Registerincluding SP Variable (16, o Compare and ARC ARCv3^[5] $(32 \rightarrow 64)$ Register user can 32-bit) branch instructions increase to 60 NEON. Jazelle, VFP, Register-Condition ARM/A32 32 ARMv1-v9 1983 RISC 15 Fixed (32-bit) No TrustZone, LPAE


ISAs vary in quality and completeness.

- 1) how easy the code is to understand
- 2) how much code is required to do a specific action
- 3) cost of the computer to interpret the instructions more complexity means more hardware needed to decode and execute the instructions
- 4) speed of the computer (with more complex decoding hardware comes longer decode time)

Reduced instruction set computer Complex instruction set computer

How are the instructions interpreted? Central Processing Unit Control Unit Arithmetic/Logic Unit Device Memory Unit


How are the instructions interpreted?




The control unit decodes what each instruction means, and can then controls how the other components operate

When the control unit receives an instruction, which is just a binary number, it will then signal what the ALU and memory is supposed to do

The control unit also contains a clock. This is a tiny oscillating crystal, which controls the rate at which calculations are performed by the CPU



Control unit on an actual CPU



That's how a CPU interprets one instruction, but how does a CPU follow a set of instructions

Registers


AccumulatorACStores the results of calculationsInstruction RegisterIRStores the address in RAM of the instruction to be processedMemory Address RegisterMARStores the address in RAM of the data to be processedMemory Data RegisterMDRStores the data that is being processedProgram CounterPCStores the address in RAM of the next instruction

Registers are a type of computer memory used to quickly accept, store, and transfer data and instructions that are being used immediately by the CPU. The registers used by the CPU are often termed as Processor registers.

A processor register may hold an instruction, a storage address, or any data (such as bit sequence or individual characters).

The computer needs processor registers for manipulating data and a register for holding a memory address. The register holding the memory location is used to calculate the address of the next instruction after the execution of the current instruction is completed.

Fetch - Decode - Execute Video



https://www.futurelearn.com/info/courses/how-computers-work/0/steps/49284

Video

Little Man Computer

Opcode Address
5 01

1xx - Add

2xx - Subtract

3xx - Store

5xx - Load

6xx - Branch / Go To xx

7xx - Branch if 0


8xx - Branch if +

901 - Input

902 - Output

000 - Halt

https://www.peterhigginson.co.uk/LMC



Video

Little Man Computer - Squaring

1xx - Add Input 4

2xx - Subtract

3xx - Store

5xx - Load

6xx - Branch / Go To xx

7xx - Branch if 0

8xx - Branch if +

901 - Input

902 - Output

000 - Halt

https://www.peterhigginson.co.uk/LMC

- 1 - 1 - 10


4 3 2 1 0


4 8 12 16

Little Man Computer - Squaring

https://www.peterhigginson.co.uk/LMC

1xx - Add	In	put	4						(Mem 51)
2xx - Subtract									
3xx - Store									1.0
5xx - Load	4	+	4	+	4	+	4	=	16
6xx - Branch / Go To xx									
7xx - Branch if 0	4		3		2		1	0	(Mem 52)
8xx - Branch if +									
901 - Input									(55 50)
902 - Output	4		8		12		16		(Mem 53)
000 - Halt									





Need to keep the various parts of a CPU synchronised

This is done by a clock, which alternates between high and low at a particular frequency


Done by an oscillator crystal

Increasing the frequency increases the power usage

the power used to drive the clock signal can be over 30% of the total power used by the entire chip

To put this amount of power into perspective, a CPU generates more heat per unit area than a nuclear reactor

Distributing the clock signal



Clock cycle 0 1 2 3 4 5 6 7 8 Waiting instructions Stage 1: Fetch Stage 2: Decode Stage 4: Write-back Stage 5: Write-back Stage 4: Write-back Stage 5: Write-back Stage 5: Write-back Stage 6: Write-back S


CPUs Built in Minecraft





https://www.youtube.com/watch?v=ziv8SXfMbkk

VIDEO

Clock cycle 0 1 2 3 4 5 6 7 8 Waiting instructions Stage 1: Fetch Stage 2: Decode Stage 4: Write-back Stage 5: Write-back Stage 4: Write-back Stage 5: Write-back Stage 5: Write-back Stage 6: Write-back S








When trying to read from or write to a location in the main memory, the processor checks whether the data from that location is already in the cache. If so, the processor will read from or write to the cache instead of the much slower main memory.

L1 cache is typically split into cache for data, and cache for instructions


L2 cache - per core

L3 cache - shared between different cores


AMD Zen 1 CPU Architecture



Intel i5 / i7 Architecture



System on a Chip



Smartphone chips have accelerators for various functions:

- 1) Image processors
- 2) Neural processing units
- 3) Graphics processing units
- 4) Machine learning units
- 5) Crypto processors
- 6) Video encoding

Summary

- CPUs follow a set of instructions on inputs
- These instructions are provided as machine code
 - Opcode and operands
- Fetch Decode Execute / Instruction cycle
- Clock
- Memory hierarchy
 - Registers
 - o L1/L2/L3 cache
 - o RAM
- Mike!
- o SSD/HDD
- Mike!
- Optimisations
 - Pipelining
 - Multi-core
 - Accelerators