

# Rangkaian Kombinasional 1

## v Rangkaian logika.

1. kombinasional - tanpa memory.
2. sequensial - dengan memory.

## v 2 hal dalam rangkaian kombinasional.

### 1. Rangkaian


truth table:

analisa rangkaian kombinasional

### 2. truth table

Rangkaian:

desain rangkaian kombinasional.



$$F = (AB' + A'B)(C + D')$$





Tabel Kebenaran

A	B	C	D	A'	B'	D'	AB'	A'B	(A'B' + A'B)	F	C+D'
0	0	0	0	1	1	1	0	0	0	0	1
0	0	0	1	1	1	0	0	0	0	0	0
0	0	1	0	1	1	1	0	0	0	0	1
0	0	1	1	1	1	0	0	0	0	0	1
0	1	0	0	1	0	1	0	1	1	1	1
0	1	0	1	1	0	0	0	1	1	0	0
0	1	1	0	1	0	1	0	1	1	1	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	1	1	1	0	1	1	1
1	0	0	1	0	1	0	1	0	1	0	0

C+D'	A	B	C	D	A'	B'	D'	AB'	A'B	(A'B' + A'B)	F
1	1	0	1	0	0	1	1	1	0	1	1
1	1	0	1	1	0	1	0	1	0	1	1
1	1	1	0	0	0	0	1	0	0	0	0
0	1	1	0	1	0	0	0	0	0	0	0
1	1	1	1	0	0	0	1	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

## Contoh 2

1. Input BCD - 8421 → output Excess 3 code



Kg.

Radno.

logic gate:

## Rangkaian Kombinasional 2.

latihan 1

• input

x	y	z
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

• output

A	B	C
0	1	0
0	1	1
1	0	0
1	0	1
0	0	1
0	1	0
0	1	1
1	0	0

• Kmap:

A.


$$A = x'y + yz$$

B.



$$B = x'y' + y'z + xy'z'$$

C.



- x nor z

$$C = x'z + xz'$$


A.



B.



C.



latihan 2

• input

temp	pintu	jendela
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1


• output

kipas
0
0
0
0
1
1
1
0

kmap:


$$K = TP' + TJ'$$

logic gate: nand?



## Decoder

↳ mengkonversikan informasi biner dari  $n$  input lines ke maksimum  $2^n$  output lines yg unik.

- active low  $\rightarrow$  yg nyala yg 0.
- active high  $\rightarrow$  nyala yg bernilai 1.

demultiplexer  $\rightarrow$  decoder dg enable input.

contoh:

1. 2 to 4 line decoder with  $E_1$  active high.


E	A	B	$D_0$	$D_1$	$D_2$	$D_3$
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

✓ Full Adder menggunakan  $3 \times 8$  decoder.

x	y	z	s	c	
0	0	0	0	0	$m_0$
0	0	1	1	0	$m_1$
0	1	0	1	0	$m_2$
0	1	1	0	1	$m_3$
1	0	0	1	0	$m_4$
1	0	1	0	1	$m_5$
1	1	0	0	1	$m_6$
1	1	1	1	1	$m_7$

$$S = \Sigma (1, 2, 4, 7)$$

$$C = \Sigma (3, 5, 6, 7)$$



## Encoder

↳ Kebalikan dari decoder.

- Priority Encoder.

- Jika 2 input / lebih menyala, yg dipertimbangkan hanya 1.
- Tambahkan output  $V$  yg menandakan validitas output (nilai 1 jika ada 1 / lebih input)

contoh:


input				output		
$D_0$	$D_1$	$D_2$	$D_3$	x	y	V
0	0	0	0	x	x	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1



## ✓ Multiplexer.

↳ Data Selector.

Block diagram:



### • Implementasi fungsi dg Multiplexer.

↳ fungsi dg n variabel.

multiplexer dg  $n-1$  selection lines  
( $2^{n-1}$  pilihan input).

contoh:

3 variabel → mux 2 selection lines  
dan 4 input lines.

① variabel input :  $x, y$  ; selection lines,  
 $s_1$  dan  $s_0$

Variabel  $z$  : Input


$x$	$y$	$z$	$F$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$F = z$

$F = z'$

$F = 0$

$F = 1$



✓ implementasi fungsi dg 2x1  
multiplexer.

variabel fungsi = 4

selection lines mux = 3

input lines mux = 8

1. lengkapi truth table dari sop.
2.  $n-1$  variabel yg pertama dipilih sebagai selection inputs dari multiplexer.
3. Untuk setiap kombinasi variabel selection, cari outputnya sbg fungsi dari variabel terakhir.
4. nilai ini digunakan untuk data input dg urutan yg sesuai.


K.11

radia.

# Rangkaian Sekuensial 1

## Sequential Logic

### 1. Asynchronous



active high / active low.

### 2 Synchronous



positive edge / negative edge

## Latches → berubah selama high.

active high:

S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	undefined	

no change

### SR Latches.

sama dg latch, tapi undefined saat inputnya 0 semua.

## Flip-Flops → berubah sementara

### D flip flop.

D	$Q_{t+1}$
0	0
1	1

$$Q_{t+1} = D$$

### Jk flip flop.

J	K	$Q_{t+1}$
0	0	$Q_t$
0	1	0
1	0	1
1	1	$Q_t'$

no change

$$Q_{t+1} = JQ_t' + K'Q_t$$

reset.

set

complement


### T flip-flop. (toggle)

T	$Q_{t+1}$
0	$Q_t$
1	$Q_t'$


$$Q_{t+1} = Q_t \oplus T$$

K.12


# Rangkaian Sekuensial 2




→ positive edge



→ negative edge.



→ active high.



→ active low.

## ✓ Analisis Rangkaian Sekuensial

dengan clock

istilah:

• State equation / persamaan equation.  
menentukan next state

• state Table

terdiri dari: present state, input,  
next state dan output.

• State diagram.

Informasi dalam state table direpre-  
sentasikan secara grafis. dinyatakan  
dg lingkaran dan transisi antar state.

prosedur:


1. tentukan pers. input flip-flop  
dalam present state dan variabel  
input.
2. substitusikan pers. input ke dalam  
pers. karakteristik flip-flop untuk  
memperoleh pers. state.
3. Gunakan pers. state yg sesuai u/  
menentukan nilai next state dalam  
state table.

contoh:


Present state	input	next state	output.
A B	x	A B	y
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0

A B	x	A B	x
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0

state diagram:



contoh:



✓ Input:  $D_A = A \oplus x \oplus y$

D-flip flop  $\rightarrow Q(t+1) = D$

✓ Pers. state:

$$A(t+1) = A \oplus x \oplus y$$

✓ state table:

Present State	inputs	next state
A	x y	A
0	0 0	0
0	0 1	1
0	1 0	1
0	1 1	0
1	0 0	1
1	0 1	0
1	1 0	0
1	1 1	1



k.11.


lanjutan soal:

radia.

k.13.

### Rangkaian Sekuensial 3.

✓ state diagram



• Mealy model:


output bergantung pada input dan present state.

• Moore model → T-flip flop.

output hanya bergantung pada present state.

↳ jadi, tanda / berada di dalam lingkaran.

contoh:



✓ Penyederhanaan state.

algoritme:


2 state adalah ekuivalen, apabila

untuk setiap anggota input:

- output yg diberikan sama
- next state sama.

misal:

Present state	next state		output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1



ket: baris f dihapus, state f drganti d

k.12

### Rangkaian Sekuensial 3.

✓ Prosedur perancangan.

1. diagram state
2. penyederhanaan state
3. nilai biner trap state.
4. tabel state
5. tipe flip-flop
6. Pers. input output flip flop.
7. diagram logic rancangan.

✓ penentuan jumlah FF.

5 state → 3 bit.

4 state → 2 bit.

Jumlah FF = jumlah bit.

✓ Perancangan Sequence Detector.

contoh:

- ① - mulai dg state  $s_0$ .
- Jika input = 0 → tetap pada state yg sama.
- Jika input = 1 → pindah ke state  $s_1$ .
- Selanjutnya, input = 1 lanjut ke  $s_2$ .

- namun jika input=0, kembali ke  $S_0$ .


- Jika muncul 3 bit 1 secara berurutan,

Pindah ke state  $S_3$  dimana output=1.

- Jika > 3 buah bit 1 berurutan,

tetap pada state  $S_3$ .

✓ diagram state? jawab:



nilai biner trap state:

$S_0 = 00$ ,  $S_1 = 01$ ,  $S_2 = 10$ ,  $S_3 = 11$

✓ tabel state

↳ diturunkan dari diagram state

memiliki 1 input ( $x$ ) & 1 output ( $y$ ).

Present State		input	next State		output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

✓ Tentukan pers. input output

flip flop.

↳ menggunakan D flip flop?

Pers. state D flip-flop:


$$A(t+1) = D_A(A, B, x) = \Sigma(3, 5, 7)$$

$$B(t+1) = D_B(A, B, x) = \Sigma(1, 5, 7)$$


$$y(A, B, x) = \Sigma(6, 7)$$

Kmap → dari next state & output.


( $D_A$ )



( $D_B$ )



( $y$ )



Sehingga, diperoleh:

$$D_A = Ax + Bx$$

$$D_B = Ax + B'x$$

$$y = AB$$



K. 13

radra.

## Perancangan dg JK Flip-Flop.

maat! dihapalkan.


$Q(t)$	$Q(t+1)$	J	K
0	0	0	x - don't care.
0	1	1	x
1	0	x	1
1	1	x	0

JK.  
flip-flop.

$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

T  
flip flop

contoh:



tabel state.

Present state		input x	next state		flip-flop input.			
A	B		$A(t+1)$	$B(t+1)$	$J_A$	$J_K$	$J_B$	$K_B$
0	0	0	0	0	0	x	0	x
0	0	1	0	1	0	x	1	x
0	1	0	1	0	1	x	x	1
0	1	1	0	1	0	x	x	0
1	0	0	1	0	x	0	0	x
1	0	1	1	1	x	0	1	x
1	1	0	1	1	x	0	x	0
1	1	1	0	0	x	1	x	1

Kmap. → mencari pers dan input  
flip-flopnya.


didapat:  $J_A = Bx'$ 

$$K_A = Bx$$

$$J_B = x$$

$$K_B = (A \oplus x)'$$



Logic diagram




$$1. F_1(A, B, C, D) = \sum (0, 2, 5, 8, 10, 14)$$

$$F_2(A, B, C, D) = \pi (2, 6, 11)$$

0	0	0	0	0	1	$I_0 = D'$
	0	0	0	1	0	$I_1 = D'$
1	0	0	1	0	1	$I_2 = D$
	0	0	1	1	0	$I_3 = 0$
2	0	1	0	0	0	$I_4 = D'$
	0	1	0	1	1	$I_5 = D'$
3	0	1	1	0	0	$I_6 = 0$
	0	1	1	1	0	$I_7 = D'$
4	1	0	0	0	1	
	1	0	0	1	0	
5	1	0	1	0	1	
	1	0	1	1	0	
6	1	1	0	0	0	
	1	1	0	1	0	
7	1	1	1	0	1	
	1	1	1	1	0	
	A	B	C	D	F	



$D' \rightarrow$  karena  $F$  bertolak belakang dengan  $D$ .



$$2. F_2(A, B, C, D) = \pi (2, 6, 11)$$

Soal 4A1.

5.

Input register.

101101 → 1011 → jadi hilang.  
 digeser ke kanan.

010110  
001011  
000101  
000010  
000001  
000000

1101

0110

1011

1101

0110

1011

//

2. truth table.

2's complement.

A	B	C	D	w	x	y	z	
0	0	0	0	0	0	0	0	$m_0$
0	0	0	1	1	1	1	1	$m_1$
0	0	1	0	1	1	1	0	$m_2$
0	0	1	1	1	1	0	1	$m_3$
0	1	0	0	1	1	0	0	$m_4$
0	1	0	1	1	0	1	1	$m_5$
0	1	1	0	1	0	1	0	$m_6$
0	1	1	1	1	0	0	1	$m_7$
1	0	0	0	1	0	0	0	$m_8$
1	0	0	1	0	1	1	1	$m_9$
1	0	1	0	0	1	1	0	$m_{10}$
1	0	1	1	0	1	0	1	$m_{11}$
1	1	0	0	0	1	0	0	$m_{12}$
1	1	0	1	0	0	1	1	$m_{13}$
1	1	1	0	0	0	1	0	$m_{14}$
1	1	1	1	0	0	0	1	$m_{15}$

kmap

