

# Wireless Gecko *Bluetooth*<sup>®</sup> Low Energy SoC EFR32BG22C112 Errata



This document contains information on the EFR32BG22C112 errata. The latest available revision of this device is revision C.

Errata that have been resolved remain documented and can be referenced for previous revisions of this device.

The device data sheet explains how to identify the chip revision, either from package marking or electronically.

Errata effective date: May, 2020.

# 1. Errata Summary

The table below lists all known errata for the EFR32BG22C112 and all unresolved errata in revision C of the EFR32BG22C112.

Table 1.1. Errata Overview

Designator	Title/Problem	Workaround Exists	Exists on Revision:
EMU_E303	Watchdog Reset Hangs System Entering EM2 or EM3	Yes	Х
USART_E301	Possible Data Transmission on Wrong Edge in Synchronous Mode	Yes	Х
USART_E302	Additional SCLK Pulses are generated in the USART Synchronous Mode	Yes	Х

# 2. Current Errata Descriptions

### 2.1 EMU\_E303 - Watchdog Reset Hangs System Entering EM2 or EM3

## Description of Errata

The chip can hang and require a hard reset (pin or power-on) to recover if

- The system is operating with VSCALE1 core voltage scaling (software has previously written a 1 to the EMU CMD EM01VSCALE1 bit),
- 2. The system is in the process or entering EM2 or EM3 (software has just executed the WFE or WFI instruction with the SLEEP-DEEP bit in the System Control Register set) and
- 3. A Watchdog timeout reset is triggered

### Affected Conditions / Impacts

Systems operating with core voltage scaling can hang if a Watchdog reset occurs immediately upon EM2 or EM3 entry.

### Workaround

Systems that keep the Watchdog enabled in low energy modes should, as a matter of good programming practice, service the Watchdog before entering EM2 or EM3. Calling the emlib wdogn\_Feed() function followed by the wdogn\_SyncWait() function (to ensure that the servicing write to the Wdog\_CMD register completes execution) immediately before entering EM2 or EM3 will prevent a Watchdog reset that could possibly hang the system under the specified circumstances.

### Resolution

There is currently no resolution for this issue.

### 2.2 USART\_E301 — Possible Data Transmission on Wrong Edge in Synchronous Mode

### Description of Errata

The first bit of the new data word is incorrectly transmitted on the leading clock edge of the subsequent data bit and not the trailing clock edge of the current data bit if the USART is configured to operate in synchronous mode with

- 1. USART\_CLKDIV\_DIV = 0 (clock = f<sub>HFPERCLK</sub> ÷ 2),
- 2. USART\_CTRL\_CLKPHA = 0,
- 3. USART\_TIMING\_CSHOLD = 1 and
- 4. Data is loaded into the transmit FIFO (say, by the LDMA) at the exact same time as the USART state machine begins to insert the requested one bit time extension of the chip select hold time (USART\_TIMING\_CSHOLD = 1).

# Affected Conditions / Impacts

Reception of each data bit by the slave is tied to a specific clock edge. Therefore, the late transmission by the master of the first bit of a word may cause the slave to receive the incorrect data, especially if the data setup time for the slave approaches or exceeds one half the shift clock period.

### Workaround

Because there is no way to specifically time a write to the transmit FIFO such that it does not occur when the USART state machine changes state, use one of the following workarounds to avoid the risk for data corruption described above:

- Set USART CLK DIV > 0.
- Use USART\_TIMING\_CSHOLD = 0 or USART\_TIMING\_CSHOLD > 1.
- Use USART\_CTRL\_CLKPHA = 1. This is option is particularly useful with SPI flash memories as many support operation in both the CLKPOL = CLKPHA = 0 and CLKPOL = CLKPHA = 1 modes.

### Resolution

There is currently no resolution for this issue.

# 2.3 USART\_E302 — Additional SCLK Pulses are generated in the USART Synchronous Mode

### Description of Errata

An additional SCLK Pulse is generated for all the data frames except the last frame, when the USART is configured to use Inter Character Spacing (ICS) with CLKPHA = 1 in the synchronous master mode.

### Affected Conditions / Impacts

When the USART is configured to use Inter Character Spacing with CLKPHA = 1 in the synchronous master mode, undesirable SCLK Pulses are generated.

# Workaround

To workaround this issue, set CLKPHA to 0 when the Inter Character Spacing is used with Synchronous Master Mode.

### Resolution

There is currently no resolution for this issue.

# 3. Revision History

# Revision 0.2

May, 2020

• Added USART\_E302.

# Revision 0.1

January, 2020

· Initial release.





loT Portfolio www.silabs.com/loT



**SW/HW** <u>www.sila</u>bs.com/simplicity



**Quality** www.silabs.com/quality



Support and Community community.silabs.com

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs

### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga®, CockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, Gecko OS, Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMX, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of the Wi-Fi alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701