



Function Block:





Version	Changes
V1.0	Initial Release

Board Function	Page
Title Page	1
RF Match, Antenna & Power	2
SoC GPIOs Connection	3
DAC & ADC	4

 SILICON LABS	Schematic Title EFR32BG22 CGM Board		
	Page Title Title Page		
	Designed: Jun Fan	Approved: Cheng Yuan	Revision A00
	Size A3	Document number BRD	Sheet Created Date Sheet Modified Date Sheet 1 of 4

Power & Decoupling



Designed:

Jun Fan

Size

A3

Design Created Date:

Approved:

Cheng Yuan

Schematic Title

EFR32BG22 CGM Board

Page Title

RF Match, Antenna & Power

Document number


BRD

Revision	A00
----------	-----


Sheet

2

EFR32 I/O Port Pins




Debug Connector




Reset Button & Wakeup Button




Power Indicator




 SILICON LABS		Schematic Title	
		EFR32BG22 CGM Board	
Designed: Jun Fan		Page Title	
Approved: Cheng Yuan		SoC GPIOs Connection	
Size A3	BCM Doc No:	Document number	Revision
		BRD	A00
Design Created Date:		Sheet Created Date	Sheet Modified Date
			Sheet 3 of 4

ADC




DAC Source




Test Points



The Second Reference Source



 SILICON LABS		Schematic Title	
		EFR32BG22 CGM Board	
Designed: Jun Fan		Page Title	
Approved: Cheng Yuan		DAC & ADC	
Size A3	BCM Doc No:	Document number BRD	Revision A00
Design Created Date:		Sheet Created Date	Sheet Modified Date
		4	of 4