



Project: BC2087
Current Revision: R2M1E2

BC2087 Revision History:

Date	Revision	Reason for Change	Changes Implemented
22/Aug/2022	Initial Release -> R0M0E0		
17/01/2023	R0M0E0 -> R1M0E1	<ul style="list-style-type: none">- Change the right camera to be connected to I2C3 not I2C0 as is at the moment.- Changed BNO INT and WAKE pins to IO42 and IO15 (MX) so that they are not on boot pins on KB.- PERST should be connected to IO- Right camera should have a sepearate reset line- Boot resistor for KB in wrong configuration- Expose UART for KB debugging- No space for THT UART pins- FSYNC should be PWM capable	<ul style="list-style-type: none">- Moved right camera to I2C3- Changed pins to IO42 and IO15 (MX)- Changed PCIE_PERST to IO39 (MX)- Added right camera reset line to IO43 (MX)- Depopulated R45- Added a header with I2C4/UART- Changed to SMD pins- Connected FSYNC to IO46 (MX) and IO14 (KB)



Title BC2087			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\Brian\Documents\1446 DrawingSheet2.dwg 1446
Size: Tabloid	Number: D2088000	Revision: R2M1E2		
Date: 26/04/2023	Time: 14:17:42	Sheet 2 of 12		
Drawn by: Boris Chou / Blas Kwas				




VNEG is a thermal plane as well as ESD and EMI. Use thermal vias to at least 1 inch square plane on backside.

Schematic based on the reference design for the SE3404 PoE.

Title BC2087			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 <i>United States</i>	Cannot open file C:\Users\BrianLuxonis\Documents\BC2087.sch
Size: Tabloid	Number: D2088000	Revision: R2M1E2		
Date: 26/04/2023	Time: 14:17:42	Sheet 3 of 12		
Drawn by: Boris Chou / Blas Kwas				

Place FBs and caps close to their associated camera connector.




Supply Information			
Supply Name	Module	Voltage	Max Current
AVDD	SENSOR	2.8V ± 0.3	115mA
DOVDD	VANA	1.8V ± 0.1	13mA
DVDD	VIF	1.2V ± 0.06	250mA

On the BW1097, the IMX378 camera module is hardwired into the "Cam-A" logical position. This means the logic which used to be required to support the module being plugged into different physical connectors (and different logical positions) is no longer needed and can be removed.




Note: It is still a limitation that the clock source for the cameras must be shared between CAMA/C and CAMB/D.


MIPI Lanes:
DPHYv1.2
Max 2.1 Gbps / lane




AR0234 MODULE CONNECTOR

MODULE & SENSOR INFORMATION			
MODULE	TBD	I2C Clock Rate	400 kHz Max
SENSOR	AR0234CS	I2C Address (8 bits)	TBD (Sensor)
	2.3 Mega pixel CMOS		
	1/2.6 inch		
MAX RESOLUTION	1920x1200	Sensor Clock Input	6 - 54 MHz











Place FBs and caps close to their associated camera connector.

MODULE & SENSOR INFORMATION			
MODULE	TBD	I2C Clock Rate	400 kHz Max
SENSOR	AR0234CS	I2C Address (8 bits)	TBD (Sensor)
	2.3 Mega pixel CMOS		
MAX RESOLUTION	1920x1200	Sensor Clock Input	6 - 54 MHz


Supply Information

Supply Name	Module	Sensor	Vol tage	Max Current
AVDD	VANA		2.8V ± 0.3	115mA
DOVDD	VIF		1.8V ± 0.1	13mA
DVDD	VDIG		1.2V ± 0.06	250mA


Mark "LEFT" on PCB
Place so that is the module's left camera.



Need to check



Title BC2087			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\Brian\Luxonis\Documents\luxonis\1925 H
Size: Tabloid	Number:D2088000	Revision:R2M1E2		
Date: 26/04/2023	Time: 14:17:42	Sheet 6 of 11		
Drawn by: Boris Chou / Blas Kwas				







Power Sequence Requirements:

- 3.3V POR ramp must be: 0.5ms < t < 100ms
- All power inputs must be held >50mA at 0V between power cycles.
- 3.3V max power consumption is 202mA

Switching Regulator Layout:

- VDDREG >40mils
- REGOUT >60mils
- Place Lx and bulk C on the same layer as RTL8111HS
- No additional inductance or FBs
- Ceramic X5R caps or better






Drive PERST High to Enable PERST#

PERST# signal is used to indicate when the power supply is within its specified voltage tolerance and is stable.


Fundamental Reset for the PCIe Card


PCIE





Schematic based on the reference design from the MV0247 PoE AOB reference design, with checking against the Realtek RTL8111HS reference design, layout guide, and datasheet.

Title BC2087			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\Brian\Luxonis\Projects\bc2087\141743
Size: Tabloid	Number: D2088000	Revision: R2M1E2		
Date: 26/04/2023	Time: 14:17:43	Sheet 7 of 12		
Drawn by: Boris Chou / Blas Kwas				







Title BC2087			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234		Cannot open file C:\Users\BrianLuxonis\Documents\BC2087.dwg
Size: Tabloid	Number:D2088000	Revision:R2M1E2			
Date: 26/04/2023	Time: 14:17:43	Sheet 8 of 12	United States		
Drawn by: Boris Chou / Blaz Krvas					




JTAG CONNECTOR




AUX IO HEADER





LED INDICATORS




3.3V GPIO (uSD)







KB UART Debug



Title BC2087			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\BrianLuxonis\Documents\BC2087.dwg
Size: Tabloid	Number:D2088000	Revision:R2M1E2		
Date: 26/04/2023	Time: 14:17:43	Sheet9 of 12		
Drawn by: Boris Chou / Blas Kwas				





Supply Name		Voltage	Max Current
Module	Sensor		
AVDD	VANA	2.8V ± 0.3	115mA
DOVDD	VIF	1.8V ± 0.1	13mA
DVDD	VDIG	1.2V ± 0.06	250mA





Because the stereo pair of OV9282 modules hard wired to CAM_B (below) no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM_PWDN, and "CAM2" (Right), is reset via CAM_PWM. This also means that the signal CAM_AUX_I01 is no longer required here, as that was only possible if the stereo pair were connected to CAM_C or CAM_D.

0V9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset for all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.

CAM NO	CAMERA CONNECTOR			
	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX I/O1	CAM_AUX I/O1




ESD PROTECTION




Title <i>BC2087</i>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\BrianLuxonis\I P:\Users\BrianLuxonis\I
Size: Tabloid	Number: D2088000	Revision: R2M1E2		
Date: 26/04/2023	Time: 14:17:43	Sheet 11 of 12		
Drawn by: <i>Baris Chou / Baris Kays</i>				


POWER INPUT



POWER SUPPLIES FOR CAMERA MODULES



AR0234 POWER REQUIREMENTS



POWER SEQUENCING REQUIREMENTS:

The BW2099 module handles it's own power sequencing on-board. (TBC)

The camera modules have their own power sequencing requirements. The OV9282 have requirements for sequencing, and the IMX378 has a max slew rate requirement. See above.

