Skip to content
The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack.
Verilog Python Shell
Branch: master
Clone or download
Your Name
Latest commit cf8d14d Nov 26, 2019
Type Name Latest commit message Commit time
Failed to load latest commit information.
pdf First commit Nov 17, 2019
rtl First commit Nov 17, 2019
sch Added links to schematics README Nov 26, 2019
LICENSE Initial commit Nov 17, 2019
You can’t perform that action at this time.