

CAPI SNAP Education Series: User Guide

CAPI SNAP Education

hls_latency_eval : howto?


V2.0





Architecture of the SNAP git files





Action overview

Power Systems

<u>Purpose:</u> Provide to SNAP user a simple example to let him optimize the data exchanges between an application and an action with a minimum of latency.

Access to external interfaces are:

Host memory server

When to use it:


- Understand how to optimize latencies access
- Measure latency from application to application

Memory management:

- Application is managing address of Host memory
- Data are read 64B words one after the other

Known limitations:

HLS requires transfers to be 64 byte aligned and a size of multiples of 64 bytes



SNAP Framework built on Power™ CAPI technology

Action usage



```
Usage: ./snap latency_eval [-h] [-v, --verbose] [-v, --version]
           -C, --card \langlecardno\rangle can be (0...3)
           -t, --timeout timeout in sec to wait for done.
           -T, --Action timeout Number max of reads done by the action * 0xF.
           -n, --Number of iterations Number of iterations done to calculate the access time average
           -v, --verbose
                                  verbose mode displays text sent and received
                                disable Interrupts (=> polling status)
           -N, --no-ira
```


Example:

```
export SNAP TRACE=0x0
snap maint -v
                             // default parameters are 100 iterations / Action timeout 16777215 (0xFFFFFF) reads
snap latency eval
snap latency eval -T 10 //The action will send a timeout sequence and exit after 10*15 reads
snap latency eval -n 2000
                             //Calculates the access time average on 2000 access
snap latency eval -n 200 v
                             //Calculates the access time average on 200 access and display the text sent and
                                  received by the application
```

```
$SNAP TRACE=0xF | snap latency eval -n 50
```


```
Options: (default option in bold)
 SNAP TRACE=0x0 → no debug trace
SNAP TRACE=0xF → full debug trace
SNAP CONFIG=FPGA→ hardware execution
SNAP CONFIG=CPU → software execution
```





Application Code + software action code: what's in it?






No software action:

latency_eval processing code is not relevant here since this software action should be coded as an independent and parallel thread to show the same effect.

The purpose here is to show how to code the interaction between the application and the hardware action.

Hardware action Code: what's in it?





Constants - Ports



Constants: → \$ACTION_ROOT = snap/actions/hls_helloworld

Constant name	Value	Туре	Definition location	Usage
LATENCY_EVAL_ACTION_TYPE	0x10141009	Fixed	\$ACTION_ROOT/include/action_changecase.h	latency_evalID - list is in snap/ActionTypes.md
RELEASE_LEVEL	0x00000020	Variable	\$ACTION_ROOT/hw/action_latency_eval. H	release level – user defined

Ports used:

Ports name	Description	Enabled	
	Host memory data bus input Addr : 64bits - Data : 512bits	Yes	
	Host memory data bus output Addr : 64bits - Data : 512bits	Yes	
	DDR3 - DDR4 data bus in/out Addr : 33bits - Data : 512bits	NOT used	
	NVMe data bus in/out Addr : 32bits - Data : 32bits	No (soon)	

MMIO Registers



Read and	d Write are c	onsidered j	from the application /	software side]		
act_reg.Control This header is initialized by the SNAP job manager. The action will update the			the Return code and r	ead the flags value.								
CO	NTROL	If the flag	gs value is 0, then acti	on sends only the acti	on_RO_config_reg val	ue and exit the action	, otherwise it will process to	he action				
Simu - WI	R Write@	Read@	3	2	1	0	Typical Write value	Typica	l Read value]		
0x3C40	0x100	0x180	sequ	ience	flags	short action type	f001_01_00			J		
0x3C41	0x104	0x184		Retc (return co	de 0x102/0x104)		0	0x102 - 0x104	SUCCESS/FAILURE]		
0x3C42	0x108	0x188	Private Data				c0febabe]		
0x3C43	0x10C	0x18C	Private Data				deadbeef			J		
										_		
action	_reg.Data	Action sp	ecific - user defined - ı	need to stay in 108 By	tes							
inters	ect_job_t	This is th	e way for application (and action to exchang	e information through	h this set of registers				I		
Simu - WI	R Write@	Read@	3	2	1	0	Typical Write value	Typica	l Read value]		
0x3C44	0x110	0x190		[snap_addr] in .addr (LSB)					J		
0x3C45	0x114	0x194		[snap_addr]	in.addr (MSB)					J		
0x3C46	0x118	0x198	[snap_addr] in .size]		
0x3C47	0x11C	0x19C	[snap_addr]in.flags (SRC, DST,) [snap_addr]in.type (DRAM, NVME,)						J			
0x3C48	0x120	0x1A0	[snap_addr]src_result.addr (LSB)]		
0x3C49	0x124	0x1A4	[snap_addr]src_result.addr (MSB)									
0x3C4A	0x128	0x1A8	[snap_addr]src_result.size									
0x3C4B	0x12C	0x1AC	[snap_addr]src_result.flags (SRC, DST,) [snap_addr]src_result.type (DRAM, NVME,)									
0x3C4C	0x130	0x1B0		MAX_re	eads (LSB)							
0x3C4D	0x134	0x1B4	MAX_reads (LSB)]			
\$ACTION_ROOT/hw/action_latency_eval.H typedef struct {				typede s s s	P_ROOT/actions/include of struct { napu8_t sat; // short act napu8_t flags; napu16_t seq; napu32_t Retc;							
} action_reg;					snapu64_t Reserved; // Priv_data \$SNAP_ROOT/s				e/snap_types.h			
	\$ACTION_ROOT/include/action_changecase.h typedef struct latency_eval_job { struct snap_addr in; /* input data */ struct snap_addr out; /* offset table */ uint64_t MAX_reads; /* setting MAX number of reads (timeout)*/ } latency_eval_job_t;					ITROL;	──	typedef struct sn uint64_t add uint32_t size snap_addrty snap_addrfl } snap_addr_t;	dr; e; ype_t type;	/* DRAM, NV /* SRC, DST,	,	
20		_eval_jc	b_t;	-	·	built on Pov	ver™ CAPI technolo	ogy	, onap_addi_t,			9

Performances measurements



Measurements on a POWER8 and POWER9 servers

hls_latency_eval	POWER8 (S822LC - CAPI1.0) + N250S (PCIe Gen3x8)	POWER9 (AC922 - <mark>CAPI2.0</mark>) + RCXVUP (PCIe Gen3x16)		
Average latency				
for 10,000 access	2.496 μs	1.096 μs		

To run these performances, run the following:

\$ snap maint -v

\$ snap latency eval -n 10000

What do we measure?


These numbers are the measurements results of the following sequence time:


START TIME MEASUREMENT

- The application writes a 64B word to host memory @in
- The action reads (continuously) the host memory address @in
- The **action process** the 64B word read to uppercase letters
- The action writes back the 64B word result to the host memory at @out
- The **application reads** continuously the host memory at @out and compares it to the expected word until it matches (or get action timeout sequence)

STOP TIME MEASUREMENT

This measurement is done 10,000 times to evaluate a good average time





Path of improvements



History of this document and of the action release level



V2.0: initial document