□□□

+1 917-329-6388 | lw3227@columbia.edu | www.linxiaowu.com | github.com/lw3227

□□□□

| GPA 4.0/4.0 2026 12

| GPA 3.7/4.0 2025 6

□□□

□□□□

CPU IP 2026 6 - 2026 9

- RVA23 Profile RISC-V CPU IP VPU VFPU
- VFCVT FP64 FP32 FP16 BF16
- Lane DLEN PPA
- VFPU VCTRL vector uop mask/lane valid/stall/flush forwarding
- Synopsys Design Compiler RTL

TCAD / 2024 7 - 2024 9

- 32V PMOS TCAD WAT
- IGBT

□□□□

Apple CNN ASIC 2026 2 -

- 64×64 INT8 CNN 2026 7 TSMC 65 nm
- 64 PE INT8 464K MAC 8 KB SRAM
- RTL DFT scan chain Genus Innovus Python/MATLAB

P6 RISC-V 2026 3 - 2026 6

- 2-wide Fetch Dispatch Retire
- 16-entry ROB 8-entry Reservation Station Map Table CDB ROB Tag
- 5-bit GHR 32-entry BHT/BTB gshare ROB snapshot
- LQ/SQ 2-way non-blocking D-cache Store-to-Load Forwarding 4-entry MSHR 4-entry Victim Cache

N-Body 2025 10 - 2025 12

- Cadence JasperGold SVA assertion assumption cover property FSM
- FSM

64-tap 16-bit FIR 2025 10 - 2025 12

- FIR CMEM/IMEM FSM
- FIFO 10 kHz FIR

□□

EDA□Synopsys Design Compiler PrimeTime Cadence Genus Innovus Xcelium JasperGold ModelSim Verdi
□□□Verilog SystemVerilog Python NumPy PyTorch C MATLAB
□□□ASIC RISC-V CPU/VPU CNN