


DeepRED REV1.1

Change List
Date:
1.

PAGE01	00	TOP
PAGE02	01	FPGA_BANK0
PAGE03	02	FPGA_BANK12_13
PAGE04	03	FPGA_BANK33_34
PAGE05	04	FPGA_BANK35
PAGE06	05	FPGA_BANK_GTX
PAGE07	06	FPGA_BANK500_501
PAGE08	07	FPGA_BANK502
PAGE09	08	FPGA_POWER
PAGE10	09	FPGA_POWER_VCCO
PAGE11	10	PS_DDR3L
PAGE12	11	PL_DDR3L
PAGE13	12	FLASH
PAGE14	13	LAN
PAGE15	14	USB_OTG
PAGE16	15	CONFIG
PAGE17	16	FMC_LPC
PAGE18	17	FMC_HPC
PAGE19	18	HDMI
PAGE20	19	SFP+
PAGE21	20	PIO
PAGE22	21	SYS_POWER1
PAGE23	22	SYS_POWER2
PAGE24	23	SYS_POWER3

Power on Sequence
1.0V->1.8V->1.35->3.3V

V3BEST		
Title		
DeepRED		
Size	Document Number	Rev
A4	00 TOP	V1.1
Date:	Friday, October 13, 2017	Sheet 1 of 24







BANK12 HR	U1-2	
	IO_0_12	W14 EGPIO L PG
	IO_L1P_T0_12	Y12 DFFIO L P12
	IO_L1N_T0_12	Y11 DFFIO L N12
	IO_L2P_T0_12	AB12 DFFIO L P32
	IO_L2N_T0_12	AC11 DFFIO L N32
	IO_L3P_T0_DQS_12	Y10 DFFIO L P30
	IO_L3N_T0_DQS_12	AA10 DFFIO L N30
	IO_L4P_T0_12	AB11 DFFIO L P8
	IO_L4N_T0_12	AB10 DFFIO L N8
	IO_L5P_T0_12	W13 DFFIO L P31
	IO_L5N_T0_12	Y13 DFFIO L N31
	IO_L6P_T0_12	AA13 DFFIO L P33
	IO_L6N_T0_VREF_12	AA12 DFFIO L N33
	IO_L7P_T1_12	AE10 DFFIO L P4
	IO_L7N_T1_12	AD10 DFFIO L N4
	IO_L8P_T1_12	AE12
	IO_L8N_T1_12	AF12
	IO_L9P_T1_DQS_12	AE11 DFFIO L P3
	IO_L9N_T1_DQS_12	AF10 DFFIO L N3
	IO_L10P_T1_12	AE13 DFFIO L P29
	IO_L10N_T1_12	AF13 DFFIO L N29
	IO_L11P_T1_SRCC_12	AC12 DFFIO L P2
	IO_L11N_T1_SRCC_12	AD11 DFFIO L N2
	IO_L12P_T1_MRCC_12	AC13 DFFIO CC P0
	IO_L12N_T1_MRCC_12	AD13 DFFIO CC N0
	IO_L13P_T2_MRCC_12	AC14 DFFIO CC P1
	IO_L13N_T2_MRCC_12	AD14 DFFIO CC N1
	IO_L14P_T2_SRCC_12	AB15 DFFIO L P25
	IO_L14N_T2_SRCC_12	AB14 DFFIO L N25
	IO_L15P_T2_DQS_12	AD16 DFFIO L P26
	IO_L15N_T2_DQS_12	AD15 DFFIO L N26
	IO_L16P_T2_12	AF15 DFFIO L P28
	IO_L16N_T2_12	AF14 DFFIO L N28
	IO_L17P_T2_12	AE16 DFFIO L P9
	IO_L17N_T2_12	AE15 DFFIO L N9
	IO_L18P_T2_12	AE17 DFFIO L P18
	IO_L18N_T2_12	AF17 DFFIO L N18
	IO_L19P_T3_12	Y17 DFFIO L P1
	IO_L19N_T3_VREF_12	AA17 DFFIO L N1
	IO_L20P_T3_12	AB17 DFFIO L P22
	IO_L20N_T3_12	AB16 DFFIO L N22
	IO_L21P_T3_DQS_12	AC17 DFFIO L P5
	IO_L21N_T3_DQS_12	AC16 DFFIO L N5
	IO_L22P_T3_12	AA15 DFFIO L P24
	IO_L22N_T3_12	AA14 DFFIO L N24
	IO_L23P_T3_12	Y16 DFFIO L P27
	IO_L23N_T3_12	Y15 DFFIO L N27
	IO_L24P_T3_12	W16 DFFIO L P21
	IO_L24N_T3_12	W15 DFFIO L N21
	IO_25_12	W17 EGPIO L PRSNT
XC7Z045FBG676		

BANK13	HR		U1-3		V19	EGPIO_L_SCL
			IO_0_13		AA25	DFFIO_L_P10
			IO_L1P_T0_13		AB25	DFFIO_L_N10
			IO_L1N_T0_13		AB26	DFFIO_L_P11
			IO_L2P_T0_13		AC26	DFFIO_L_N11
			IO_L2N_T0_13		AE25	DFFIO_L_P16
			IO_L3P_T0_DQS_13		AE26	DFFIO_L_N16
			IO_L3N_T0_DQS_13		AD25	DFFIO_L_P13
			IO_L4P_T0_13		AD26	DFFIO_L_N13
			IO_L4N_T0_13		AF24	DFFIO_L_P20
			IO_L5P_T0_13		AF25	DFFIO_L_N20
			IO_L5N_T0_13		AA24	DFFIO_L_P15
			IO_L6P_T0_13		AB24	DFFIO_L_N15
			IO_L6N_T0_VREF_13		AE22	DFFIO_L_P23
			IO_L7P_T1_13		AF22	DFFIO_L_N23
			IO_L7N_T1_13		AE23	DFFIO_L_P19
			IO_L8P_T1_13		AF23	DFFIO_L_N19
			IO_L8N_T1_13		AB21	DFFIO_L_P17
			IO_L9P_T1_DQS_13		AB22	DFFIO_L_N17
			IO_L9N_T1_DQS_13		AA22	DFFIO_L_P7
			IO_L10P_T1_13		AA23	DFFIO_L_N7
			IO_L10N_T1_13		AD23	DFFIO_L_P14
			IO_L11P_T1_SRCC_13		AD24	DFFIO_L_N14
			IO_L11N_T1_SRCC_13		AC23	
			IO_L12P_T1_MRCC_13		AC24	
			IO_L12N_T1_MRCC_13		AD20	
			IO_L13P_T2_MRCC_13		AD21	
			IO_L13N_T2_MRCC_13		AC21	DFFIO_L_P0
			IO_L14P_T2_SRCC_13		AC22	DFFIO_L_N0
			IO_L14N_T2_SRCC_13		AF19	DFFIO_L_P6
			IO_L15P_T2_DQS_13		AF20	DFFIO_L_N6
			IO_L15N_T2_DQS_13		AE20	
			IO_L16P_T2_13		AE21	
			IO_L16N_T2_13		AD18	
			IO_L17P_T2_13		AD19	
			IO_L17N_T2_13		AE18	
			IO_L18P_T2_13		AF18	
			IO_L18N_T2_13		W20	
			IO_L19P_T3_13		Y20	
			IO_L19N_T3_VREF_13		AA20	
			IO_L20P_T3_13		AB20	
			IO_L20N_T3_13		AC18	
			IO_L21P_T3_DQS_13		AC19	
			IO_L21N_T3_DQS_13		AA19	
			IO_L22P_T3_13		AB19	
			IO_L22N_T3_13		W18	
			IO_L23P_T3_13		W19	
			IO_L23N_T3_13		Y18	
	IO_L24P_T3_13		AA18			
	IO_L24N_T3_13		V18	EGPIO_L_SDA		
	IO_25_13					
XC7Z045FBG676						

DFFIO_L_P[33:0] << DFFIO_L_P[33:0]
DFFIO_L_N[33:0] << DFFIO_L_N[33:0]

DFFIO_CC_P0 << DFFIO_CC_P0
DFFIO_CC_N0 << DFFIO_CC_N0
DFFIO_CC_P1 << DFFIO_CC_P1
DFFIO_CC_N1 << DFFIO_CC_N1

EGPIO_L_SCL << EGPIO_L_SCL
EGPIO_L_SDA << EGPIO_L_SDA
EGPIO_L_PG << EGPIO_L_PG
EGPIO_L_PRSNT << EGPIO_L_PRSNT



PL_DDR3_DQ[31:0] << PL_DDR3_DQ[31:0]

PL_DDR3_DQS3_N << PL_DDR3_DQS3_N
PL_DDR3_DQS3_P << PL_DDR3_DQS3_P
PL_DDR3_DQS2_N << PL_DDR3_DQS2_N
PL_DDR3_DQS2_P << PL_DDR3_DQS2_P
PL_DDR3_DQS1_N << PL_DDR3_DQS1_N
PL_DDR3_DQS1_P << PL_DDR3_DQS1_P
PL_DDR3_DQS0_N << PL_DDR3_DQS0_N
PL_DDR3_DQS0_P << PL_DDR3_DQS0_P
PL_DDR3_DM[3:0] << PL_DDR3_DM[3:0]

PL_DDR3_RAS_B << PL_DDR3_RAS_B
PL_DDR3_CAS_B << PL_DDR3_CAS_B
PL_DDR3_WE_B << PL_DDR3_WE_B
PL_DDR3_CKE << PL_DDR3_CKE
PL_DDR3_CS_B << PL_DDR3_CS_B
PL_DDR3_ODT << PL_DDR3_ODT
PL_DDR3_CLK_N << PL_DDR3_CLK_N
PL_DDR3_CLK_P << PL_DDR3_CLK_P
PL_DDR3_RESET_B << PL_DDR3_RESET_B

PL_DDR3_BA[2:0] << PL_DDR3_BA[2:0]
PL_DDR3_A[14:0] << PL_DDR3_A[14:0]

LEDG[3:0] << LEDG[3:0]

U1-6

BANK35 HP

IO_0_VRN_35	H16
IO_L1P_T0_AD0P_35	F12 HDMI R B0
IO_L1N_T0_AD0N_35	E12 HDMI R B1
IO_L2P_T0_AD8P_35	E10 HDMI R B2
IO_L2N_T0_AD8N_35	D10 HDMI R B3
IO_L3P_T0_DQS_AD1P_35	G10 HDMI R B4
IO_L3N_T0_DQS_AD1N_35	F10 HDMI R B5
IO_L4P_T0_35	E11 HDMI R B6
IO_L4N_T0_35	D11 HDMI R B7
IO_L5P_T0_AD9P_35	G12 HDMI R G0
IO_L5N_T0_AD9N_35	G11 HDMI R G1
IO_L6P_T0_35	F13 HDMI R G2
IO_L6N_T0_VREF_35	E13 HDMI R G3
IO_L7P_T1_AD2P_35	H13 HDMI R G4
IO_L7N_T1_AD2N_35	H12 HDMI R G5
IO_L8P_T1_AD10P_35	K13 HDMI R G6
IO_L8N_T1_AD10N_35	J13 HDMI R G7
IO_L9P_T1_DQS_AD3P_35	K15 HDMI R R0
IO_L9N_T1_DQS_AD3N_35	J15 HDMI R R1
IO_L10P_T1_AD11P_35	G16 HDMI R R2
IO_L10N_T1_AD11N_35	G15 HDMI R R3
IO_L11P_T1_SRCC_35	G14 HDMI R R4
IO_L11N_T1_SRCC_35	F14 HDMI R R5
IO_L12P_T1_MRCC_35	J14 HDMI R CLK
IO_L12N_T1_MRCC_35	H14
IO_L13P_T2_MRCC_35	D15 MCLK50
IO_L13N_T2_MRCC_35	D14
IO_L14P_T2_AD4P_SRCC_35	F15 HDMI R R6
IO_L14N_T2_AD4N_SRCC_35	E15 HDMI R R7
IO_L15P_T2_DQS_AD12P_35	C17 HDMI R HS
IO_L15N_T2_DQS_AD12N_35	C16 HDMI R VS
IO_L16P_T2_35	E16 HDMI R DE
IO_L16N_T2_35	D16 HDMI L INT
IO_L17P_T2_AD5P_35	B16 HDMI R SPDIF
IO_L17N_T2_AD5N_35	B15 HDMI L SPDIF_OUT
IO_L18P_T2_AD13P_35	B17 CAN1 L STB
IO_L18N_T2_AD13N_35	A17 SFP0 IIC_SDA_L
IO_L19P_T3_35	D13 SFP0 IIC_SCL_L
IO_L19N_T3_VREF_35	C13 SFP1 IIC_SDA_L
IO_L20P_T3_AD6P_35	C14 SFP1 IIC_SCL_L
IO_L20N_T3_AD6N_35	B14 SFP0 TX_DIS_L
IO_L21P_T3_DQS_AD14P_35	A15 SFP1 TX_DIS_L
IO_L21N_T3_DQS_AD14N_35	A14 USER IO0
IO_L22P_T3_AD7P_35	C12 USER IO1
IO_L22N_T3_AD7N_35	B12 USER IO2
IO_L23P_T3_35	C11 USER IO3
IO_L23N_T3_35	B11 USER IO4
IO_L24P_T3_AD15P_35	A13 USER IO5
IO_L24N_T3_AD15N_35	A12 USER IO6
IO_25_VRP_35	K12 USER IO7

XC7Z045FBG676

MCLK50 << MCLK50

HDMI_R_B[7:0] << HDMI_R_B[7:0]
HDMI_R_G[7:0] << HDMI_R_G[7:0]
HDMI_R_R[7:0] << HDMI_R_R[7:0]

HDMI_R_CLK << HDMI_R_CLK
HDMI_R_HS << HDMI_R_HS
HDMI_R_VS << HDMI_R_VS
HDMI_R_DE << HDMI_R_DE
HDMI_R_SPDIF << HDMI_R_SPDIF
HDMI_L_SPDIF_OUT << HDMI_L_SPDIF_OUT
HDMI_L_INT << HDMI_L_INT

CAN1_L_STB << CAN1_L_STB
SFP0_IIC_SDA_L << SFP0_IIC_SDA_L
SFP0_IIC_SCL_L << SFP0_IIC_SCL_L
SFP1_IIC_SDA_L << SFP1_IIC_SDA_L
SFP1_IIC_SCL_L << SFP1_IIC_SCL_L

SFP0_TX_DIS_L << SFP0_TX_DIS_L
SFP1_TX_DIS_L << SFP1_TX_DIS_L

USER_IO[7:0] << USER_IO[7:0]


A




U1-9	
BANK500	PS_POR_B_500
	PS_CLK_500
	PS_MIO0_500
	PS_MIO1_500
	PS_MIO2_500
	PS_MIO3_500
	PS_MIO4_500
	PS_MIO5_500
	PS_MIO6_500
	PS_MIO7_500
	PS_MIO8_500
	PS_MIO9_500
	PS_MIO10_500
	PS_MIO11_500
	PS_MIO12_500
	PS_MIO13_500
	PS_MIO14_500
	PS_MIO15_500
XC7Z045FBG676	
C23	PS_POR#
B24	PS_CLK
E26	PS_MIO0
D26	QSPI_CS
E25	QSPI_DQ0 mio2
D25	QSPI_DQ1 mio3
F24	QSPI_DQ2 mio4
C26	QSPI_DQ3 mio5
F23	QSPI_CLK mio6
E23	PS_MIO7
A24	PS_MIO8 mio8
D24	USB_RESET#
A25	EMMC_IO0
B26	EMMC_CMD
A23	EMMC_CLK
B25	EMMC_IO1
D23	EMMC_IO2
C24	EMMC_IO3








U1-10	
BANK501	PS_MIO16_501
	PS_MIO17_501
	PS_MIO18_501
	PS_MIO19_501
	PS_MIO20_501
	PS_MIO21_501
	PS_MIO22_501
	PS_MIO23_501
	PS_MIO24_501
	PS_MIO25_501
	PS_MIO26_501
	PS_MIO27_501
	PS_MIO28_501
	PS_MIO29_501
	PS_MIO30_501
	PS_MIO31_501
	PS_MIO32_501
	PS_MIO33_501
	PS_MIO34_501
	PS_MIO35_501
	PS_MIO36_501
	PS_MIO37_501
	PS_MIO38_501
	PS_MIO39_501
	PS_MIO40_501
	PS_MIO41_501
	PS_MIO42_501
	PS_MIO43_501
	PS_MIO44_501
	PS_MIO45_501
	PS_MIO46_501
	PS_MIO47_501
	PS_MIO48_501
	PS_MIO49_501
	PS_MIO50_501
	PS_MIO51_501
	PS_MIO52_501
	PS_MIO53_501
	PS_SRST_B_501
	PS_MIO_VREF_501
XC7Z045FBG676	
G21	PHY_TX_CLK
G17	PHY_TXD0
G20	PHY_TXD1
G19	PHY_TXD2
H19	PHY_TXD3
F22	PHY_TX_CTRL
G22	PHY_RX_CLK
F20	PHY_RXD0
J19	PHY_RXD1
F19	PHY_RXD2
H17	PHY_RXD3
F18	PHY_RX_CTRL
J18	USB_DATA4
E20	USB_DIR
K19	USB_STP
E21	USB_NXT
K17	USB_DATA0
E22	USB_DATA1
J16	USB_DATA2
D19	USB_DATA3
K16	USB_CLKOUT
D20	USB_DATA5
D21	USB_DATA6
C21	USB_DATA7
C22	SD_CLK
C19	SD_CMD
F17	SD_DAT0
D18	SD_DAT1
E18	SD_DAT2
C18	SD_DAT3
E17	UART0_RX
B19	UART0_TX
B21	CAN1_L_TX
A18	CAN1_L_RX
B22	IIC0_L_SCL
B20	IIC0_L_SDA
A20	PHY_MDC
A19	PHY_MDIO
A22	PS_SRST#
H18	PS_MIO_VREF

PS_CLK	<< PS_CLK
PS_POR#	<< PS_POR#
PS_SRST#	<< PS_SRST#
USB_DATA[7:0]	<< USB_DATA[7:0]
USB_CLKOUT	<< USB_CLKOUT
USB_STP	<< USB_STP
USB_NXT	<< USB_NXT
USB_DIR	<< USB_DIR
PHY_RXD[3:0]	<< PHY_RXD[3:0]
PHY_TXD[3:0]	<< PHY_TXD[3:0]
PHY_RX_CLK	<< PHY_RX_CLK
PHY_TX_CLK	<< PHY_TX_CLK
PHY_RX_CTRL	<< PHY_RX_CTRL
PHY_TX_CTRL	<< PHY_TX_CTRL
PHY_MDIO	<< PHY_MDIO
PHY_MDC	<< PHY_MDC
SD_CMD	<< SD_CMD
SD_CLK	<< SD_CLK
SD_DAT[3:0]	<< SD_DAT[3:0]
UART0_TX	<< UART0_TX
UART0_RX	<< UART0_RX
IIC0_L_SCL	<< IIC0_L_SCL
IIC0_L_SDA	<< IIC0_L_SDA
CAN1_L_TX	<< CAN1_L_TX
CAN1_L_RX	<< CAN1_L_RX
QSPI_CS	<< QSPI_CS
QSPI_CLK	<< QSPI_CLK
QSPI_DQ[3:0]	<< QSPI_DQ[3:0]
EMMC_CMD	<< EMMC_CMD
EMMC_CLK	<< EMMC_CLK
EMMC_IO[3:0]	<< EMMC_IO[3:0]
PS_MIO0	<< PS_MIO0
PS_MIO7	<< PS_MIO7
PS_MIO8	<< PS_MIO8
USB_RESET#	<< USB_RESET#














set to 0.9V with VCCO_MIO1 at 1.8V.
In any other case, tie to VCCO_MIO1












Bank Voltage should be checked for dedicated applications.



V3BEST			
DeepRED			
Title	09 FPGA_POWER_VCCO		
Size	Document Number	Rev	
A4		V1.1	
Date:	Wednesday, February 07, 2018	Sheet	10 of 24



For 800MHz frequency, terminal resistance is suggested for using.
Terminal resistance value is 40ohm





















D

C

B

A






JTAG MIO[6] MIO[5] MIO[4] MIO[3]


QSPI 0 1 0 0


SD 1 1 0 0


PLL Used 0








PLL Bypassed 1











SFP0_RX_P SFP0_RX_P
SFP0_RX_N SFP0_RX_N
SFP1_RX_P SFP1_RX_P
SFP1_RX_N SFP1_RX_N


SFP0_TX_P SFP0_TX_P
SFP0_TX_N SFP0_TX_N
SFP1_TX_P SFP1_TX_P
SFP1_TX_N SFP1_TX_N

MGT_CLK0_P MGT_CLK0_P
MGT_CLK0_N MGT_CLK0_N

SFP0_TX_DIS_L SFP0_TX_DIS_L
SFP1_TX_DIS_L SFP1_TX_DIS_L

SFP0_IIC_SDA SFP0_IIC_SDA
SFP0_IIC_SCL SFP0_IIC_SCL
SFP1_IIC_SDA SFP1_IIC_SDA
SFP1_IIC_SCL SFP1_IIC_SCL

One SFP corresponding for a group of voltage VCCT/VCCR



V3BEST			
Title			
DeepRED			
Size	Document Number	Rev	
A4	19 SFP+	V1.1	
Date:	Wednesday, February 07, 2018	Sheet	20 of 24

D

C

B

A

