

#### DIGITAL LOGIC

## Chapter 4 part2: Standard Components

2024 Fall

This PowerPoint is for internal use only at Southern University of Science and Technology. Please do not repost it on other platforms without permission from the instructor.




# Today's Agenda

- Recap
- Context
  - Decoder
  - Multiplexer
  - Encoder
- Reading: Textbook, Chapter 4.9-4.11
  - Next Lecture we continue to chapter 5
  - Arithmetic Logic will be taught later



# Recap





# **Outline**

- Decoder
- Multiplexer
- Encoder
- Gate Delay



# **One-hot Representation**


- Represent a set of N elements with N bits
- Exactly one bit is set

Binary	One-hot
000	0000001
001	0000010
010	00000100
011	00001000
100	00010000
101	00100000
110	01000000
111	10000000



## **Decoder**

- A decoder is a combinational circuit that converts binary information from n input lines to m (maximum of 2<sup>n</sup>) unique output lines
  - n-to-m-line decoder
- A binary one-hot decoder converts a symbol from binary code to a one-hot code
  - Output variables are mutually exclusive because only one output can be equal to 1 at any time (the 1-minterm)
- Example
  - binary input a to one-hot output b
  - b[i] = 1 if a = i or b = 1 << a
  - a stands for position of 1 in b





#### 1-to-2-Line Decoder

Step1: Specification


Step2: Formulation

X	$D_1$	$D_0$
0	0	1
1	1	0

Step3: Optimization

$$D_0 = x'$$
 $D_1 = x$ 
minterms

Step4: Logic Diagram





## 2-to-4-Line Decoder


Step 1,2

_ a <sub>1</sub>	$a_0$	$b_3$	$b_2$	$b_1$	$b_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Step 3

$$b_3 = a_1 a_0$$
  
 $b_2 = a_1 a_0$ ' minterms  
 $b_1 = a_1 a_0$ '  
 $b_0 = a_1 a_0$ '

Step 4






#### 3-to-8-Line Decoder

• Each output of the decoder represents one of the eight minterms of the Boolean function

Step 1,2


	Inputs					Out	puts			
X	y	Z	D <sub>0</sub>	<i>D</i> <sub>1</sub>	D <sub>2</sub>	$D_3$	$D_4$	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1






# **Graphic Symbol of Decoder**

- We can use graphic symbol/block diagram
  - You must clearly denoting the input and output within decoder's box







# **Main Usages of Decoders**

#### Minterm generator:

Generate the 2<sup>n</sup> (or fewer) minterms of n input variables. For example: a 3-8 line decoder

#### Data demultiplexing:

• A decoder with enable input can function as a demultiplexer – a circuit that receives information from a single line and directs it to one of 2<sup>n</sup> possible output lines.

#### Display decoding:

• Decoders are used in display systems to select a specific output line based on the input code and drive the corresponding segment of the display.

#### Address decoding:

• Identify a memory cell, disk sector, or other memory or storage device, to ensure one device can communicate with the processor at one time.

# Decoder for logic implementation Example1



- Decoder can be used to implement the logic function by connecting the appropriate minterms to an OR gate.
  - Any combinational circuit with n inputs and m outputs can be implemented with an n-to-2<sup>n</sup> decoder in conjunction with m external OR gates


X	у	Z	С	S	$S(x, y, z) = \sum_{z=0}^{\infty} (1, 2, 4, 7)$
0	0	0	0	0	$C(x, y, z) = \sum (3, 5, 6, 7)$
0	0	1	0	1	0 _m0
0	1	0	0	1	1 m1 s
0	1	1	1	0	$x \longrightarrow 2^2$ $2 \longrightarrow m2$ $m3$
1	0	0	0	1	$y \longrightarrow 2^1  \begin{array}{ccc} 3 \times 8 & 3 \\ \text{decoder} & 4 \end{array}$ m4
1	0	1	1	0	$z - 2^0$ 5 m5 $c$
1	1	0	1	0	6 m7
1	1	1	1	1	or Internal Use Only!



# Decoder for logic implementation Example2

- Exercise:
  - Implement Y = A XNOR B using a 2-to-4 line decoder and external OR gate, you need to clearly write down the input and output pins

Y = A XNOR B  
= 
$$(A \oplus B)$$
'  
= A'B' + AB  
=  $\sum (0, 3)$   
Connect output 0 and 3  
to an OR gate





# 7400-series integrated circuits

• The 7400 series is a popular logic family integrated circuits (ICs).

They are MSIs (Medium-scale integration)




#### IC 7447 BCD to 7 Segment Decoder Driver

 Part no.: 50420
 1: \$2.95

 Manufacturer: Major Brands
 10: \$2.79

 Manufacturer no.: 7447
 100: \$2.29


 + Compare Product
 500: \$1.95





#### IC 74154 4-to-16 LINE DECODER/DEMULTIPLEXER

Part no.: 49568
Manufacturer: Major Brands
Manufacturer no.: 74154
+ Compare Product



1: \$5			Inpu	ts										0	utpu	ts						
10: \$	G1	G2	D	С	В	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
-	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
100:	L	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
	L	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
	L	L	L	L	Н	Н	н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
	L	L	L	Н	L	L	н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
	L	L	L	Н	L	Н	н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
	L	L	L	Н	Н	L	н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
	L	L	L	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
	L	L	Н	L	L	L	н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
1: \$3	L	L	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
-	L	L	Н	L	Н	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
10: \$	L	L	Н	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
	L	L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
	L	L	Н	Н	L	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
	L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
	L	L	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
	L	Н	X	X	X	X	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
	Н	L	X	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Only!	Н	Н	X	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н



#### IC 7442 4-LINE BCD-to-10 LINE DECIMAL DECODER


Part no.: 50374 1: \$3 Manufacturer: Major Brands 10: \$

For Internal Use Only!



# Decoder for logic implementation Example3

- Using 74154 for logic function implementation
  - 74154: a 4-to-16 line decoder
  - Characteristics: If A = B = C = D = 0 the output 0 of the decoder is 0 while all other outputs are 1.(active low output) → generate inverse of minterms
- Example:
  - $F(A,B,C,D) = \sum (0, 1, 5, 8,10,12,13,15).$ =  $[(m_0+m_1+m_5+m_8+m_{10}+m_{12}+m_{13}+m_{15})']'$ = $(m_0' \cdot m_1' \cdot m_5' \cdot m_8' \cdot m_{10}' \cdot m_{12}' \cdot m_{13}' \cdot m_{15}')'$
  - thus a nand gate is used instead of an or gate





# **Enabling**

• Enabling permits an input signal to pass through to an output.


$$K = \begin{bmatrix} X & - & \\ EN & - & \end{bmatrix}$$


EN	X	F
0	0	0
0	1	0
1	0	0
1	1	1





# **Decoder with Enable Input**

Decoder with enable control (E)













#### **Decoder with Active-Low Enable**

- If constructed with NAND gates
  - decoder minterms in their complemented form (more economical)




$$D_0 = (E'A'B')'$$
  
 $D_1 = (E'A'B)'$   
 $D_2 = (E'AB')'$   
 $D_3 = (E'AB)'$ 





# **Decoder Expansion**

- Larger decoders can be implemented with smaller decoders
- Question, is this decoder's enable active high or low?




A 4-to-16-line decoder from two 3-to-8-line decoders




#### **Other Decoders**

- BCD-to-7-Segment Display Decoder
  - input (ABCD), output (abcdefg)(MSB to LSB)
  - ABCD:0000~1001(0~9)

BCD Input	7-Segment Display
ABCD	a b c d e f g
0 0 0 0	1111110
0 0 0 1	0110000
0 0 1 0	1101101
0 0 1 1	1111001
0 1 0 0	0110011
0 1 0 1	1011011
0 1 1 0	1011111
0 1 1 1	1110000
1 0 0 0	1111111
1 0 0 1	1111011
All other inputs	$0\ 0\ 0\ 0\ 0\ 0$






a=A'C+A'BD+B'C'D'+A'B'C'
b=A'B'+A'C'D'+A'CD+AB'C'
c=A'B+A'D+B'C'D'+AB'C'
d=A'CD'+A'B'C+B'C'D'+AB'C'+A'BC'D
e=A'CD'+B'C'D'
f=A'BC'+A'C'D'+A'BD'+AB'C'
or Internag=A'CD'+A'B'C+A'BC'+AB'C'



# **Outline**

- Decoder
- Multiplexer
- Encoder
- Gate Delay









• A Multiplexer selects (usually by n select lines) binary information from one of many (usually 2<sup>n</sup>) input lines and directs it to a single output line.

#### 2:1 multiplexer






 $\begin{array}{c|c} \text{Function table} \\ \hline S & Y \\ \hline 0 & I_0 \\ \hline 1 & I_1 \\ \end{array}$ 

Logic equation  $Y = S'I_0 + SI_1$ 

function table lists the input that is passed to the output for each combination of the binary selection values




## 4:1 MUX



#### Function table

0 0		$S_1$	
$egin{array}{c cccc} 0 & 0 & I & I \\ 0 & 1 & I & I \\ 1 & 0 & I & I \\ 1 & 1 & I & I \end{array}$	1 1 2 3	0 0 1	



Logic equation


$$Y = s_1's_0'I_0 + s_1's_0I_1 + s_1s_0'I_2 + s_1s_0I_3$$

For Internal Use Only!



# **MUX Composition**


- MUX = decoder + OR gate
  - The device has two control or selection lines S<sub>1</sub> and S<sub>0</sub>,
  - Logic equation:  $Y = s_1's_0'I_0 + s_1's_0I_1 + s_1s_0'I_2 + s_1s_0I_3$






- Implement AND function using MUX
  - can be used as a look-up table
  - 4:1 multiplexer can be used (truth table)

Α	В	Y
0	0	0
0	1	0
1	0	0
1	1	1
	$Y = \lambda$	AB



- What if only 2:1 MUX is allowed to use?
  - By using variable as data inputs





## **MUX Excercise**

- Exercise: Implement XNOR function using
- 1) a 4:1 MUX
- 2) a 2:1 MUX



• Implement the function  $Y(A,B,C) = \sum (0,3,4,5)$  with MUX


1. using 8:1 MUX


			.,	1
<u>A</u>	В	С	Y	$ S_2S_1S_0 $
0	0	0	1	\$ <sub>2</sub> \$ <sub>1</sub> \$ <sub>0</sub> 000
0	0	1	0	001
0	1	0	0	<u></u> 010
0	1	1	1	011 Ly
1	0	0	1	100
1	0	1	1	101
1	1	0	0	<u> </u>
1	1	1	0	<u> </u>
		'	•	0

ABC

#### 2. using 4:1 MUX


We can use 4:1 MUX
 by reducing the truth
 table to four rows by
 letting A,B as select bit
 s<sub>1</sub> and s<sub>0</sub>








- Implement the function  $Y(A,B,C) = \sum (0,3,4,5)$  with MUX
  - 3. Using 2:1 MUX?








- Implement F (A, B, C, D) = (1, 3, 4, 11, 12, 13, 14, 15) with three selection inputs Multiplexer.
  - A must be connected to selection input S<sub>2</sub> so that A, B, and C correspond to selection inputs S<sub>2</sub>, S<sub>1</sub>, and S<sub>0</sub>, respectively

$\boldsymbol{A}$	B	C	D	F	
0	0	0	0 1	0 1	F = D
0	0	1 1	0 1	0 1	F = D
0	1 1	0	0 1	1 0	F = D'
0	1 1	1 1	0 1	0	F = 0
1 1	0	0	0 1	0	F = 0
1 1	0	1 1	0 1	0 1	F = D
1 1	1 1	0 0	0 1	1	<i>F</i> = 1
1 1	1 1	1 1	0 1	1 1	<i>F</i> = 1




For Internal Use Only!




# Quadruple 2:1 MUX (4-bit 2:1 MUX)

E	S	Output <i>Y</i>
1	X	all 0's
0	0	select <i>A</i>
0	1	select <i>B</i>

#### Function table



four 2:1 MUX with enable





# **MUX Expansion**

 Wider multiplexers, such as 8:1 and 16:1 multiplexers, can be built with smaller multiplexers


Function table

$$\begin{array}{c|cccc} S_1 & S_0 & Y \\ \hline 0 & 0 & D_0 \\ 0 & 1 & D_1 \\ \end{array} f_1 = S_0'D_0 + S_0D_1 \\ \hline 1 & 0 & D_2 \\ 1 & D_3 \\ \end{array} f_2 = S_0'D_2 + S_0D_3$$

Logic equation

$$Y = s_1'f_1 + s_1f_2$$
  
=  $s_1(s_0'D_0 + s_0D_1) + s_1(s_0'D_2 + s_0D_3)$   
=  $s_1's_0'D_0 + s_1's_0D_1 + s_1s_0'D_2 + s_1s_0D_3$ 

4:1 MUX with three 2:1 MUX






# **MUX Expansion**

- How to build a 16-to-1 multiplexer using
  - $16 = 2^4$
  - 4 bits for selection


Exercise: How to build a 8-to-1 multiplexer using two 4-to-1 MUX and a 2-to-1 MUX? You must carefully connect the selection and input pins






# **Demultiplexer**

- A decoder with enable input can function as demultiplexer
  - a circuit that receives information from a single line and directs it to one of 2<sup>n</sup> possible output lines.
  - Because decoder and demultiplexer operations are obtained from the same circuit, a decoder with an enable input is referred to as a demultiplexer.







# **Outline**


- Decoder
- Multiplexer
- Encoder
- Gate Delay



### **Encoder**

- An encoder is an inverse of a decoder
- Encoder is a logic module that converts a one-hot input signal to a binaryencoded output signal
- Other input patterns are forbidden in the truth table
- Example: a 4->2 encoder

$a_3$	$a_2$	$a_1$	$a_0$	$b_1$	$b_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



$$b_0 = a_3 + a_1$$
  
 $b_1 = a_3 + a_2$ 



#### **Encoder**

- A combinational logic that performs the inverse operation of a decoder
  - Only one input has value 1 at any given time
  - Can be implemented with OR gates
- However, when both D3 and D6 goes 1, the output will be 111 (ambiguity)!

illegal inputs !Use priority encoder!

Inputs						(	Outputs			
$D_0$	<b>D</b> <sub>1</sub>	D <sub>2</sub>	<b>D</b> <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	х	y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1



# **Priority Encoder**


- Ensure only one of the input is encoded
- Assuming D<sub>3</sub> has the highest priority, while D<sub>0</sub> has the lowest priority.
- X is the don't care conditions, V is the valid output indicator.

	Inp	uts	Outputs			
$D_0$	<b>D</b> <sub>1</sub>	D <sub>2</sub>	<b>D</b> <sub>3</sub>	X	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

$$V = D_0 + D_1 + D_2 + D_3$$



# **Priority Encoder**





# **Outline**


- Decoder
- Multiplexer
- Encoder
- Gate Delay




# **Gate Delays**

• When the input to a logic gate is changed, the output will not change immediately. The output of the gate experiences a **propagation delay** in

response to changes in the input.



delay between an input change and the subsequent output change for a buffer




- (a) ideal behavior without gate delay
- (b) a more realistic illustration
- (c) switching incorporating the delay



# Effect of gate delays


- The analysis of a combinational circuit ignoring delays can predict only its steady-state behavior.
- Predicts a circuit's output as a function of its inputs assuming that the inputs have been stable for a long time, relative to the delays in the circuit's electronics.
- Because of circuit delays, the transient behavior of a combinational logic circuit may differ from what is predicted by steady-state analysis.





# **Hazard (Glitches)**


- Timing hazard: Unwanted switching transients (glitches) appearing in the output while the input to a combinational circuit changes.
  - static-1 hazard is a short 0 glitch when we expect (by logic theorems) the output to remain constant 1.
  - static-0 hazard is a short 1 glitch when we expect the output to remain constant 0.






### Circuit with a static 1 Hazard

- Assume each gate has a propagation delay of 10 ns
  - if A = C = 1 and B changes from 1 to 0, F should be a stable 1. Change propagates to output F along two paths with different delays, resulting in a glitch in F.









#### Circuit with a static 0 Hazard

- Assume each gate has a propagation delay of 10 ns
  - if B = C = 0 and A changes from 0 to 1, G should be a stable 0. Change propagates to output G along two paths with different delays, resulting in a glitch in G.





Timing diagram



# Why Understand Hazard?

- As long as we wait for the propagation delay to elapse before we depend on the output, glitches are not a problem, because the output eventually settles to the right answer.
- It's important to recognize a hazard(glitch)
- Can't get rid of all glitches simultaneous transitions on multiple inputs can also cause glitches