Lab Report

Χ

December 29, 2019

1 Introduction

This experiment uses verilog to design and implement a processor based on the RISC-V instruction set, and implement some instructions in the RV32I instruction set.

The Basic tasks

- 1. Design a single-cycle 32-bit RISC-V processor
- 2. Improved on the basis of single-cycle RISC-V processor to realize multi-cycle RISC-V processor
 - (a) Single launch, five-stage pipeline
 - (b) Implement data forwarding and pipeline blocking
 - (c) branch prediction
- 3. The instructions that must be implemented include: add, addi, sub, and, or, xor, blt, beq, jal, sll, srl, lw, sw
- 4. Use modelsim for simulation verification and view the corresponding signal waveform
- 5. Use vivado to synthesize code to optimize timing as much as possible
- 6. Run the test instruction and get the correct output

The additional tasks completed

- 1. The rest instructions of RISC-V: sra, xor, sltu, slt, sub, add, srai, srli, slli, andi, ori, xori, sltiu, slti, sh, sb, lhu, lbu, lw, lh, lb, bgeu, bltu, bge, blt, bne, beq, jalr, lui, auipc
- 2. The simple prediction implement
- 3. The preliminary synthesis in Vivado

2 Lab procedures

2.1 The Single-cycle CPU

When the CPU processes instructions, it generally needs to go through five steps: instruction fetching, instruction decoding, instruction execution, memory access, and write back. A single-cycle CPU completes these five stages of processing in one clock cycle. In order to reduce the workload of designing Multi-cycle CPU, I implement the different states respectively.

2.1.1 instruction fetch (IF)

According to the instruction address in the program counter PC, an instruction is fetched from the instruction memory and sent to the decoding module. At the same time, the PC generates the instruction address required for the next instruction according to the auto-increment, but when a branch instruction is encountered, if the branch is established, the controller needs to send the jump address to the PC.

The verilog code:

```
module risc_v_32_if(clk,clrn,inst_i,MUX_1,PCSrc,pc,inst_o);
1
                                                                // clock and reset
2
                     clk, clrn;
                                                                // instruction
3
       input [31:0] inst_i;
                                                                // addr for jump
4
       input [31:0] MUX_1;
                                                                // MUX choose signal
5
       input
                     PCSrc;
                                                                // program counter
       output [31:0] pc;
6
       output [31:0] inst_o;
                                                                // instruction
7
8
9
              [31:0]
                                                                // next pc
10
       reg
                     next_pc;
                                                                // pc + 4
       wire [31:0]
                     pc_plus_4 = pc + 4;
11
12
       always @ (*) begin
13
            if (PCSrc) next\_pc = MUX\_1;
14
15
           else
                       next pc = pc plus 4;
       end
16
17
       // pc
18
       reg [31:0]
19
20
       always @ (posedge clk or negedge clrn) begin
            if (! clrn) pc \le 0;
21
                      pc \le next\_pc;
22
           else
       end
23
24
25
       assign inst_o = inst_i;
26
27
   endmodule
```

2.1.2 Instruction Decoding (ID)

The instruction obtained in the instruction fetch operation is analyzed and decoded to determine the operation that this instruction needs to complete, so as to generate a corresponding operation control signal for driving various operations in the execution state.

The Verilog code:

```
module risc_v_32_id(inst,pc_i,pc_o,inst_decode,imm_out,rd1,rd2,wr);
1
                                                           // instruction
2
       input [31:0] inst;
       input [31:0] pc_i;
                                                           // program counter
3
                                                           // program counter
       output [31:0] pc_o;
4
       output [36:0] inst_decode;
                                                            // instruction decode, if inst_decode ==
5
           1, means ex instruction is the corresponding inst
                                                           // see line 28-64 //attention for the
6
                                                                order
```

```
output reg [31:0] imm_out;
                                                                            // the extended immediate // already shift
 7
                                                                            // = rs1
 8
          output [4:0] rd1;
          output [4:0] rd2;
                                                                            // = rs2
 9
          output [4:0] wr;
10
                                                                            // reg to write
11
12
          // instruction format
          wire [6:0]
                           opcode = inst [6:0];
13
                           func3 = inst [14:12]; //
          wire [2:0]
14
                           func7 = inst [31:25]; //
          wire [6:0]
15
                                    = inst [11:7]; //
          wire [4:0]
                           rd
16
          wire [4:0]
                                    = inst [19:15]; // = rs1
17
                           rs
                                    = inst [24:20]; // = rs2
18
          wire [4:0]
19
          wire [4:0]
                           shamt = inst [24:20]; // == rs2;
                                    = inst [31];
          wire
                           sign
20
21
22
          assign rd1 = rs;
23
          assign rd2 = rt;
          assign wr = rd;
24
          \mathbf{assign}\ \mathrm{pc\_o} = \mathrm{pc\_i};
25
26
27
          // instruction decode
28
29
          wire
                           i\_auipc = (opcode == 7'b0010111); // auipc
                                     = (\text{opcode} == 7'\text{b0110111}); // lui
          wire
30
                           i lui
                                     = (opcode == 7'b1101111); // jal
31
          wire
                           i jal
                                     = (\text{opcode} == 7'\text{b}1100111) \& (\text{func} 3 == 3'\text{b}000); // jalr
32
          wire
                           i jalr
33
          wire
                           i beq
                                     = (\text{opcode} == 7'\text{b}1100011) \& (\text{func}3 == 3'\text{b}000); // beq
                           i bne
                                     = (\text{opcode} == 7'\text{b}1100011) \& (\text{func3} == 3'\text{b}001); // bne
34
          wire
                                     = (\text{opcode} == 7'\text{b}1100011) \& (\text{func3} == 3'\text{b}100); // blt
          wire
                           i blt
35
                                     = (\text{opcode} == 7'\text{b}1100011) \& (\text{func3} == 3'\text{b}101); // bge
          wire
                           i_bge
36
                           i_bltu = (opcode == 7'b1100011) & (func3 == 3'b110); // bltu
37
          wire
38
          wire
                           i\_bgeu = (opcode == 7'b1100011) & (func3 == 3'b111); // bgeu
                           i\_lb
                                     = (\text{opcode} == 7'\text{b0000011}) \& (\text{func3} == 3'\text{b000}); // lb
          wire
39
          wire
                           i_lh
                                     = (\text{opcode} == 7'\text{b0000011}) \& (\text{func3} == 3'\text{b001}); // lh
40
                                     = (\text{opcode} == 7'\text{b0000011}) \& (\text{func3} == 3'\text{b010}); // lw
          wire
                           i lw
41
                                     = (\text{opcode} == 7'\text{b0000011}) \& (\text{func3} == 3'\text{b100}); // lbu
          wire
                           i lbu
42
                           i lhu
                                     = (\text{opcode} == 7'\text{b0000011}) \& (\text{func3} == 3'\text{b101}); // lhu
          wire
43
                           i sb
                                     = (\text{opcode} == 7'\text{b0100011}) \& (\text{func3} == 3'\text{b000}); // sb
44
          wire
                                     = (\text{opcode} == 7'\text{b0100011}) \& (\text{func3} == 3'\text{b001}); // sh
          wire
                           i sh
45
                                     = (\text{opcode} == 7'\text{b0100011}) \& (\text{func3} == 3'\text{b010}); // sw
46
          wire
                           i sw
                           i_addi = (opcode == 7'b0010011) & (func3 == 3'b000); // addi
47
          wire
48
          wire
                           i slti
                                     = (\text{opcode} == 7'\text{b0010011}) \& (\text{func3} == 3'\text{b010}); // slti
                           i sltiu = (opcode == 7'b0010011) & (func3 == 3'b011); // sltiu
49
          wire
                                    = (\text{opcode} == 7'\text{b0010011}) \& (\text{func3} == 3'\text{b100}); // xori
          wire
50
                           i xori
                                     = (\text{opcode} == 7'\text{b0010011}) \& (\text{func3} == 3'\text{b110}); // ori
          wire
                           i ori
51
                           i_andi = (opcode == 7'b0010011) & (func3 == 3'b111); // andi
52
          wire
          wire
                                     = (\text{opcode} == 7'\text{b0010011}) \& (\text{func3} == 3'\text{b001}) \& (\text{func7} == 7'\text{b00000000})
53
               ); // slli
                           i\_srli
                                     = (\text{opcode} == 7'\text{b0010011}) \& (\text{func3} == 3'\text{b101}) \& (\text{func7} == 7'\text{b00000000})
          wire
54
                           i srai = (\text{opcode} == 7'\text{b0010011}) \& (\text{func3} == 3'\text{b101}) \& (\text{func7} == 7'\text{b0100000})
55
          wire
               ); // srai
```

```
wire
                            i add = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b000}) \& (\text{func7} == 7'\text{b00000000})
56
               ); // add
                                      = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b000}) \& (\text{func7} == 7'\text{b0100000})
57
          wire
                            i_sub
                ); // sub
                                      = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b001}) \& (\text{func7} == 7'\text{b00000000})
                            i\_sll
58
          wire
               ); // sll
                            i\_slt
                                      = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b010}) \& (\text{func7} == 7'\text{b00000000})
59
          wire
               ); // slt
                            i\_sltu
                                      = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b011}) \& (\text{func7} == 7'\text{b00000000})
60
          wire
               ); // sltu
                                      = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b100}) \& (\text{func7} == 7'\text{b00000000})
          wire
61
                            i_xor
                ); // xor
                                      = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b101}) \& (\text{func7} == 7'\text{b00000000})
62
          wire
                            i srl
                ); // srl
                                      = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b101}) \& (\text{func7} == 7'\text{b0100000})
63
          wire
                            i_sra
                ); // sra
64
          wire
                            i\_or
                                      = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b110}) \& (\text{func7} == 7'\text{b00000000})
                            i and = (\text{opcode} == 7'\text{b0110011}) \& (\text{func3} == 3'\text{b111}) \& (\text{func7} == 7'\text{b00000000})
65
          wire
                ); // and
66
          67
                , i_slli ,i_andi,i_ori,i_xori,i_sltiu, i_slti ,i_addi,i_sw,i_sh,i_sb,i_lhu,i_lbu,i_lw,i_lh,
                i_lb,i_bgeu,i_bltu,i_bge,i_blt,i_bne,i_beq,i_jalr,i_jal,i_lui,i_auipc};
68
          // branch offset
                                                                  12
                                                                            11
                                                                                       10:5
69
                                              31:13
                                                                                                        4:1
70
          wire [31:0] broffset
                                        = \{\{19\{\text{sign}\}\}, \text{inst} [31], \text{inst} [7], \text{inst} [30:25], \text{inst} [11:8], 1' \text{ b0}\};
                bne, blt, bge,
                                         bltu, bqeu
                                         = \{ \{20\{\text{sign}\}\}, \text{inst} [31:20] \};
                                                                                                                          // lw,
          wire
                  [31:0] simm
71
                addi, slti, sltiu, xori, ori, andi
                                        = \{ \{20\{\text{sign}\}\}, \text{inst } [31:21], 1' \text{ b0} \};
                                                                                                                          // jalr
72
          wire
                    [31:0] jroffset
                                                                                                                          // sw
73
          wire
                    [31:0] stimm
                                         = \{ \{20\{\text{sign}\}\}, \text{inst } [31:25], \text{ inst } [11:7] \};
                    [31:0] uimm
                                         = \{ \text{inst } [31:12], 12' \text{ h0} \};
                                                                                                                          // lui,
          wire
74
                auipc
                            jaloffset = \{\{11\{sign\}\}, inst [31], inst [19:12], inst [20], inst [30:21], 1' bo\}\}; // jaloffset = \{\{11\{sign\}\}, inst [31], inst [19:12], inst [20], inst [30:21], 1' bo\}\}
75
                  [31:0]
          // jal target
                                                                             19:12
                                                                                            11
76
                                              31:21
                                                                                                        10:1
77
78
          //determaine which extended immediate number to putout
79
          //shift already been done
80
                     [5:0] \quad outselect = \{i\_beq|i\_bhe|i\_blt|i\_bge|i\_bltu|i\_bgeu, i\_lw|i\_addi|i\_slti|i\_sltiu|\}
          wire
81
               i_xori|i_ori|i_andi, i_jalr, i_sw, i_lui|i_auipc, i_jal};
82
          always @(*)
83
          case (outselect)
84
               6'b100000: imm_out = broffset;
85
               6'b010000: imm_out = simm;
86
87
               6'b001000: imm out = jroffset;
               6'b000100: imm_out = stimm;
88
               6'b000010: imm_out = uimm;
89
               6'b000001: imm out = jaloffset;
90
               default:;
91
```

```
92 endcase
93
```

94 endmodule

2.1.3 Execute (EX)

According to the ALU control signal obtained by the instruction decoding, the instruction operation is executed specifically.

The implementation of each instruction will be shown in Verilog next.

```
always @(*) begin
                                                             // 30 instructions
1
2
           alu_out = 0;
                                                             // alu output
           mem\_out = 0;
                                                             // mem output
3
           m_addr = 0;
                                                             // memory address
4
           wreg
                  = 0;
                                                             // write regfile
5
                                                             // write memory (sw)
6
           wmem = 0;
7
           rmem = 0;
                                                             // read memory (lw)
                                                             // pc MUX control
           PCSrc = 0;
8
9
           case (1'b1)
               i_add: begin
                                                             // add
10
                   alu\_out = a + b;
11
                          = 1; end
12
                   wreg
13
               i_sub: begin
                                                             // sub
                   alu_out = a - b;
14
                          = 1; end
                   wreg
15
                                                             // and
16
               i and: begin
17
                   alu out = a & b;
                          = 1; end
18
                   wreg
                                                             // or
               i_or: begin
19
                   alu\_out = a \mid b;
20
21
                   wreg
                         = 1; end
22
               i_xor: begin
                                                             // xor
                   alu\_out = a \hat{b};
23
                   wreg
                           = 1; end
24
25
               i_sll: begin
                                                             // sll
26
                   alu out = a << b[4:0];
                          = 1; end
27
                   wreg
               i_srl: begin
                                                             // srl
28
29
                   alu out = a >> b[4:0];
                           = 1; end
30
                   wreg
               i_sra: begin
                                                             // sra
31
32
                   alu\_out = \$signed(a) >>> b[4:0];
                   wreg
                          = 1; end
33
34
                i_slli : begin
                                                             // slli
                   alu\_out = a << shamt;
35
36
                   wreg = 1; end
                i srli: begin
                                                             // srli
37
                   alu\_out = a >> shamt;
38
                   wreg
                           = 1; end
39
                                                             // srai
40
               i_srai: begin
                   alu\_out = \$signed(a) >>> shamt;
41
```

```
= 1; end
42
                    wreg
                                                                // slt
43
                i_slt: begin
                    if (\$signed(a) < \$signed(b))
44
                      alu\_out = 1; end
45
                                                                // sltu
46
                i sltu: begin
                    if ({1'b0,a} < {1'b0,b})
47
                      alu out = 1; end
48
                                                                // addi
                i addi: begin
49
                    alu_out = a + imm_in;
50
                          = 1; end
                    wreg
51
                i_andi: begin
                                                                // andi
52
53
                    alu\_out = a \& imm\_in;
                    wreg = 1; end
54
                i_ori: begin
                                                                // ori
55
                    alu_out = a \mid imm_in;
56
57
                    wreg = 1; end
                i xori: begin
                                                                // xori
58
                    alu_out = a \cap imm_in;
59
                            = 1; end
60
                    wreg
                                                                // slti
                i slti: begin
61
                    if ($signed(a) < $signed(imm_in))
62
                      alu\_out = 1; end
63
                i_sltiu: begin
                                                                // sltiu
64
                    if ({1'b0,a} < {1'b0,imm_in})
65
                      alu\_out = 1; end
66
                                                                // lw
67
                i lw: begin
                    alu out = a + imm in;
68
                    m_addr = \{alu_out[31:2], 2'b00\};
                                                                // alu\_out/1:0 != 0, exception
69
                    rmem = 1;
70
                  //mem\_out = d\_f\_mem;
71
72
                    wreg
                           = 1; end
73
                i_lbu: begin
                                                                // lbu
                    alu_out = a + imm_in;
74
                    m_addr = alu_out;
75
                    rmem = 1;
76
77
                   /* case(m_addr[1:0])
                      2'b00: mem\_out = \{24'h0, d\_f\_mem[7:0]\};
78
                      2'b01: mem\_out = \{24'h0, d\_f\_mem[15: 8]\};
79
                      2'b10: mem\_out = \{24'h0, d\_f\_mem[23:16]\};
80
                      2'b11: \ mem\_out = \{24'h0, d\_f\_mem[31:24]\};
81
                    endcase*/
82
83
                    wreg
                            =1; end
                i lb: begin
                                                                // lb
84
                    alu\_out = a + imm\_in;
85
                    m_addr = alu_out;
86
                    rmem = 1;
87
                    /*case(m\_addr/1:0)
88
                      2'b00: mem\_out = \{\{24\{d\_f\_mem[\ 7]\}\}, d\_f\_mem[\ 7:\ 0]\};
89
                      2'b01: mem\_out = \{\{24\{d\_f\_mem[15]\}\}, d\_f\_mem[15: 8]\};
90
91
                      2'b10: mem\_out = \{\{24\{d\_f\_mem[23]\}\}, d\_f\_mem[23:16]\};
                      2'b11: mem\_out = \{\{24\{d\_f\_mem[31]\}\}, d\_f\_mem[31:24]\};
92
                    endcase*/
93
```

```
= 1; end
94
                    wreg
                                                                // lhu
95
                i_lhu: begin
                    alu\_out = a + imm\_in;
96
                     m_addr = \{alu_out[31:1],1'b0\};
                                                                // alu\_out[0] != 0, exception
97
                    rmem = 1;
98
                     /*case(m\_addr[1])
99
                       1'b0: mem\_out = \{16'h0, d\_f\_mem[15: 0]\};
100
                       1'b1: mem\_out = \{16'h0, d\_f\_mem[31:16]\};
101
                     endcase*/
102
                     wreg
                            = 1; end
103
                                                                // lh
                i_lh: begin
104
105
                    alu_out = a + imm_in;
                    m_{addr} = \{alu_{out}[31:1],1'b0\};
                                                                // alu\_out/0 != 0, exception
106
                    rmem = 1;
107
                     /*case(m\_addr[1])
108
109
                       1'b0: mem\_out = \{\{16\{d\_f\_mem[15]\}\}, d\_f\_mem[15: 0]\};
                       1'b1: mem\_out = \{\{16\{d\_f\_mem[31]\}\}, d\_f\_mem[31:16]\};
110
                     endcase*/
111
                     wreg
                             = 1; end
112
                                                                //sb
                i sb: begin
113
                    alu\_out = a + imm\_in;
114
                    m_addr = alu_out;
115
                     wmem = 1; end
116
                i_sh: \mathbf{begin}
                                                                //sh
117
                    alu\_out = a + imm\_in;
118
                                                                // alu_out[0] != 0, exception
                    m_addr = \{alu_out[31:1],1'b0\};
119
                    wmem = 1; end
120
                i sw: begin
                                                                //sw
121
                    alu_out = a + imm_in;
122
                                                                // alu\_out/1:0 != 0, exception
                    m_addr = \{alu_out[31:2], 2'b00\};
123
                     wmem = 1; end
124
125
                i_beq: begin
                                                                // beq
                     if (a == b) begin
126
                       next\_pc = pc + imm\_in;
127
                       PCSrc = 1; end end
128
                                                                // bne
                i_bne: begin
129
                     if (a != b) begin
130
                       next\_pc = pc + imm\_in;
131
                       PCSrc = 1; end end
132
                                                                // blt
                i blt: begin
133
                     if (signed(a) < signed(b)) begin
134
135
                       next_pc = pc + imm_in;
                       PCSrc = 1; end end
136
                i_bge: begin
                                                                // bge
137
                     if (signed(a) >= signed(b)) begin
138
139
                       next_pc = pc + imm_in;
                       PCSrc = 1; end end
140
                                                                // bltu
141
                i bltu: begin
                     if (\{1'b0,a\} < \{1'b0,b\}) begin
142
143
                       next_pc = pc + imm_in;
                       PCSrc = 1; end end
144
                i_bgeu: begin
                                                                // bgeu
145
```

```
if (\{1'b0,a\} >= \{1'b0,b\}) begin
146
147
                       next_pc = pc + imm_in;
                       PCSrc = 1; end end
148
                                                                // auipc
149
                i_auipc: begin
                    alu out = pc + imm in;
150
                     wreg
                            = 1; end
151
                                                                // lui
                i lui: begin
152
                    alu out = imm in;
153
                           = 1; end
154
                     wreg
                 i_jal: begin
                                                                // jal
155
                    alu\_out = pc\_plus\_4;
156
157
                     wreg
                            = 1;
                     next_pc = pc + imm_in;
158
                    PCSrc = 1; end
159
                 i\_jalr: \mathbf{begin}
                                                                // jalr
160
161
                    alu out = pc plus 4;
                     wreg
                            = 1;
162
                    next_pc = a + imm_in;
163
                    PCSrc = 1; end
164
165
                 default: ;
            endcase
166
        end
167
```

2.1.4 Memory access (MEM)

All operations that need to access the memory will be performed in this step. This step writes data to the storage unit (store word) specified by the data address in the memory or obtains the data in the data address unit (load word) from the memory.

The verilog code:

```
module risc_v_32_mem(m_addr,d_f_mem,inst_decode,mem_out);
2
3
        input [31:0] m_addr;
                                                                // mem or i/o addr
                                                                // load data
        input [31:0] d_f_mem;
4
                                                                // instruction decode, if inst_decode
        input [36:0] inst_decode;
5
            == 1, means ex instruction is the corresponding inst
6
                                                                    // mem output
7
        output reg [31:0] mem_out;
8
        // instruction
9
                     i\_lb
        wire
                             = inst\_decode[10]; // lb
10
                     i\_lh
                             = inst\_decode[11]; // lh
        wire
11
                      i lw
12
        wire
                             = inst\_decode[12]; // lw
        wire
                      i lbu
                             = inst\_decode[13]; // lbu
13
14
        wire
                     i lhu
                             = inst\_decode[14]; // lhu
15
16
17
                                                              // load instructions
        always @(*) begin
18
           mem out = 0;
                                                              // mem output
19
            case (1'b1)
20
                                                              // lw
               i lw: begin
21
```

```
mem out = d f mem;end
22
                                                                 // lbu
23
                i_lbu: begin
                    case(m\_addr[1:0])
24
                      2'b00: mem_out = \{24'h0, d_f_mem[7:0]\};
25
                      2'b01: mem out = \{24'h0,d \text{ f mem}[15: 8]\};
26
27
                      2'b10: mem_out = \{24'h0, d_f_mem[23:16]\};
                      2'b11: mem_out = \{24'h0,d_f_mem[31:24]\};
28
                    endcase end
29
                                                                 // lb
                i_lb: begin
30
                    case(m\_addr[1:0])
31
                      2'b00: mem_out = \{\{24\{d_f_mem[7]\}\}, d_f_mem[7:0]\};
32
33
                      2'b01: mem_out = \{\{24\{d_f_mem[15]\}\}, d_f_mem[15: 8]\};
34
                      2'b10: mem_out = \{\{24\{d_f_mem[23]\}\}, d_f_mem[23:16]\};
                      2'b11: mem_out = \{\{24\{d_f_mem[31]\}\}, d_f_mem[31:24]\};
35
                    endcase end
36
                                                                 // lhu
37
                i lhu: begin
                    case(m addr[1])
38
                       1'b0: mem_out = \{16'h0, d_f_mem[15: 0]\};
39
                       1'b1: mem_out = \{16'h0, d_f_mem[31:16]\};
40
                    endcase end
41
                i lh: begin
42
                    \mathbf{case}(\mathbf{m}_{-}\mathbf{addr}[1])
43
                       1'b0: mem_out = \{\{16\{d_f_mem[15]\}\}, d_f_mem[15: 0]\};
44
                       1'b1: mem_out = \{\{16\{d_f_mem[31]\}\}, d_f_mem[31:16]\};
45
                    endcase end
46
                default:;
47
48
            endcase
        end
49
50
51
    endmodule
52
```

2.1.5 Write Back (WB)

The result of the instruction execution or the data obtained by accessing the memory is written back to the corresponding destination register.

The verilog code:

```
module risc v 32 wb(mem out, alu out, MemtoReg, data 2 rf);
1
2
      input
                 [31:0] mem out;
                                                                // Read data from data memory
3
      input
                 [31:0] alu out;
                                                                // ALU output
                                                                // MUX choose signal
4
      input
                       MemtoReg;
                                                                // data write to register file
5
      output
                 [31:0] data_2_rf;
6
7
             [31:0] data 2 rf = MemtoReg? mem out: alu out;
8
   endmodule
9
```

2.1.6 Others

In addition, it is necessary to write a register file module, read the register and obtain the operand according to the source register number obtained by the ID module, and write the destination register

number and data given by the WB module back to the corresponding register.

The verilog code:

```
1
    module risc_v_32_regfile(clk,clrn,rd1,rd2,wr,wd,wreg,read_data1,read_data2);
                                                                // clock and reset
2
                       clk, clrn;
3
        input [4:0]
                                                                // read register1
                       rd1;
                                                                // read register2
        input [4:0]
                       rd2;
4
                                                                // write register
        input [4:0]
5
                       wr;
                                                                // write data
        input [31:0] wd;
6
                                                                // if == 1, write register
7
        input
                       wreg;
        output [31:0] read_data1;
8
        output [31:0] read data2;
9
10
        reg [31:0] regfile [1:31];
11
12
        wire [31:0]
                       read\_data1 = (rd1==0) ? 0 : regfile[rd1];
                                                                             // read port
13
        wire [31:0]
                       read data2 = (rd2 = 0) ? 0 : regfile[rd2];
                                                                             // read port
14
15
        always @ (posedge clk) begin
16
17
             if (\text{wreg } \&\& (\text{wr } != 0)) begin
                 regfile [wr] \le wd;
                                                          // write port
18
            end
19
20
        end
21
22
    endmodule
```

2.2 Multi-cycle CPU

The overall processing process in multiple cycles is divided into five levels of IF, ID, EX, MEM, and WB, corresponding to the five processing stages of multiple cycles. The execution of an instruction requires 5 clock cycles. When the rising edge of each clock cycle comes, a series of data and control information represented by this instruction will be transferred to the next level of processing. Therefore, each of them needs to be added on a single cycle basis. Registers between levels.

In addition, the pipeline will face the situation that the next instruction cannot be executed in one clock cycle, that is, the pipeline is blocked, so the forwarding and hazard control modules must be added to the pipeline design to avoid data hazard or control hazard. When blocking occurs, keep the PC and the current fetch instruction unchanged, and clear the control signals at the IF/ID level.

Therefore, the five-stage pipeline CPU design includes if, if/id reg, id, id/ex reg, ex, ex/mem reg, mem, mem/wb reg, wb, hazard detect, and forwarding modules under the top riscv module.

To avoid redundancy, the following only talk about the forwarding, hazard detect, registers between different stages and control hazard handle by prediction. The correspond part modified in other modules.

2.2.1 Forwarding

When a data hazard occurs, the data needs to be pushed forward before being written back to the register, otherwise the data read from the register file may be data that has not yet been updated. When the destination register number of the previous instruction is the same as the source register number of the current instruction, forwarding is required. Forwarding data may come from EX-stage ALUresult, MEM-stage ALUresult, or load-use hazard from the result of data storage access. The specific analysis can be got in the book Computer Organization and Design, section 4.7, Chapter 4.

The verilog code:

```
module risc_v_32_forward(a1,a2,a3,b1,b2,b3,idex_rs1,idex_rs2,exmem_wreg,exmem_rd,
1
       memwb_wreg,memwb_rd,a,b);
2
       input
                  [31:0] a1,a2,a3;
3
                                                        //MUX1 inputs
       input
                  [31:0] b1,b2,b3;
                                                        //MUX2 inputs
4
                                                        //rs1,rs2
5
       input
                   [4:0] idex rs1,idex rs2;
       input
                                                        //write register
6
                        exmem wreg, memwb wreg;
7
       input
                   [4:0] exmem rd,memwb rd;
                                                        //rd
8
       output reg [31:0] a,b;
                                                        //output to alu/ex stage
9
10
11
       reg [1:0] forward_a;
12
       reg [1:0] forward_b;
13
       always @ (*) begin
14
15
           forward a = 0;
           forward b = 0;
16
           if (exmem_wreg \&\& (exmem_rd != 0) \&\& (exmem_rd == idex_rs1))
17
                                                                forward a = 2'b10;
           if (exmem wreg && (exmem rd = 0) && (exmem rd = idex rs2)
18
                                                                forward b = 2'b10;
           if (memwb_wreg && (memwb_rd !=0) && !(exmem_wreg && (exmem_rd !=0) && (
19
               exmem_rd == idex_rs1) && (memwb_rd == idex_rs1)) forward_a = 2'b01;
           if (memwb wreg && (memwb rd !=0) &&!(exmem wreg && (exmem rd !=0) && (
20
               exmem_rd == idex_rs2) && (memwb_rd == idex_rs2)) forward_b = 2'b01;
       end
21
22
       //MUX1
23
24
       always @ (*) begin
           a = a1;
25
26
           case (forward_a)
27
               2'b00: a = a1;
               2'b01: a = a2;
28
               2'b10: a = a3;
29
           endcase
30
31
       end
32
       //MUX2
33
       always @ (*) begin
34
           b = b1;
35
           case (forward_b)
36
37
               2'b00: b = b1;
               2'b01: b = b2;
38
               2'b10: b = b3;
39
           endcase
40
41
       end
   endmodule
42
```

2.2.2 hazard detection

Load-use data hazard not only needs to be forwarded, but also PC and IF/ID register stall, so the PCwre signal is given to control the blocking of the pipeline. rs1 and rs2 are to ensure that the source register number divided from the instruction is meaningful. MemRead = 1 indicates that the previous

instruction is an load instruction.

The verilog code:

```
module risc_v_32_hazard(memread,inst_decode,ifid_rs1,ifid_rs2,idex_rd,pc_write,ifid_write,
         MUX out);
 2
                       memread;
                                                            // memory read
        input
 3
               [36:0] inst decode;
                                                            // instruction decode, if inst_decode == 1,
 4
        input
             means ex instruction is the corresponding inst
 5
        input
                 [4:0] ifid rs1;
                                                            // rs1
        input
                 [4:0] ifid_rs2;
                                                            // rs2
 6
                                                            // rd
        input
                 [4:0] idex_rd;
 7
 8
                       pc_write;
                                                           // update pc
        output
 9
                                                            // update ifid regiest
10
        output
                       ifid_write;
11
        output [36:0] MUX_out;
                                                           // MUX output
12
        wire
                        stall;
13
                [36:0] MUX out;
        reg
14
15
16
        always @ (*) begin
             stall = 0;
17
             if (\text{memread \&\& }((\text{idex\_rd} == \text{ifid\_rs1}) || (\text{idex\_rd} == \text{ifid\_rs2}))) \text{ stall } = 1;
18
19
        end
20
    */
        assign stall = (memread && ((idex_rd == ifid_rs1) || (idex_rd == ifid_rs2)));
21
22
23
                  pc_write = \sim stall;
        assign ifid write = \simstall;
24
25
26
        //MUX
27
        always @ (stall, inst_decode) begin
            MUX_out = 0;
28
            case (\sim stall)
29
                         MUX_out = 0;
30
                 1'b0:
31
                 1'b1:
                         MUX out = inst decode;
32
            endcase
        end
33
34
    endmodule
35
```

2.2.3 Registers between different stages

Registers are used to atore and pass data. The ID/EX register as an example is shown below.

The verilog code:

```
input
                    [31:0] pc_i;
                                                                  // program counter
 4
                                                                  // instruction
 5
        input
                    [31:0] inst_i;
                   [36:0] inst_decode_i;
                                                                  // instruction decode, if inst_decode
 6
        input
             == 1, means ex instruction is the corresponding inst
                                                                  // the extended immediate // already
                   [31:0] imm in;
 7
        input
             shift
                    [31:0] read data1 i;
                                                                  // read_data1 from regfile
        input
 8
                                                                  //\ read\_data2\ from\ regfile
                    [31:0] read data2 i;
 9
        input
                                                                  // reg to write
        input
                     [4:0]
                         wr_i;
10
        input
                     [4:0] rs1_i;
                                                                  // reg1 to read
11
        input
                     [4:0] rs2_i;
                                                                  // reg2 to read
12
13
14
        output reg [31:0] pc_o;
                                                                  // program counter
        output reg [31:0] inst_o;
                                                                  // instruction
15
        output reg [36:0] inst_decode_o;
                                                                  // instruction decode, if inst_decode
16
             == 1, means ex instruction is the corresponding inst
                                                                  // the extended immediate // already
17
        output reg [31:0] imm out;
             shift
        output reg [31:0] read_data1_o;
                                                                  // read_data1 from regfile
18
                                                                  // read_data2 from regfile
        output reg [31:0] read data2 o;
19
                                                                  // reg to write
20
        output reg [4:0] wr_o;
        output reg [4:0] rs1_o;
                                                                  // reg1 to read
21
                                                                  // reg2 to read
22
        output reg [4:0] rs2_o;
23
        always @ (posedge clk) begin
24
            if (clrn && (!PCsrc)) begin
25
26
                pc o
                              \neq pc i;
27
                inst o

<= inst i;

                inst_decode_o <= inst_decode_i;
28
                              \leq imm_in;
                imm_out
29
                read_data1_o <= read_data1_i;
30
31
                read data2 o \le read data2 i;
                              <= wr_i;
                wr_o
32
                rs1_o
                              <= rs1_i;
33
                rs2\_o
                              <= rs2_i;
34
35
            \mathbf{end}
            else begin
36
                pc_o
                              <= 0:
37
38
                inst o
                              <= 0:
                inst\_decode\_o \le 0;
39
                              <= 0;
                imm\_out
40
41
                read\_data1\_o \le 0;
                read data2 o \leq 0;
42
                wr_o
                              <= 0:
43
                rs1\_o
                              <=0;
44
45
                rs2\_o
                              <=0;
            end
46
47
        end
48
    endmodule
```

2.2.4 Prediction

Stalling until the branch is complete is too slow. One improvement over branch stalling is to predict that the conditional branch will not be taken and thus continue execution down the sequential instruction stream. If the conditional branch is taken, the instructions that are being fetched and decoded must be discarded. Execution continues at the branch target. If conditional branches are untaken half the time, and if it costs little to discard the instructions, this optimization halves the cost of control hazards.

The PCSrc will be modified if branch is taken. The PCSrc assert produce in ex state shown following, there are also other modify in other modules.

The verilog code:

```
i_beq: begin
                                                        // beq
1
2
               if (a == b) begin
3
                 next pc = pc + imm in;
                 PCSrc = 1; end end
4
                                                         // bne
5
           i bne: begin
               if (a != b) begin
6
7
                 next_pc = pc + imm_in;
                 PCSrc = 1; end end
8
                                                        // blt
9
           i_blt: begin
10
               if ($signed(a) < $signed(b)) begin
                 next_pc = pc + imm_in;
11
12
                 PCSrc = 1; end end
           i bge: begin
                                                        // bge
13
               if (signed(a) >= signed(b)) begin
14
                 next_pc = pc + imm_in;
15
                 PCSrc = 1; end end
16
17
           i bltu: begin
                                                        // bltu
               if ({1'b0,a} < {1'b0,b}) begin
18
                 next_pc = pc + imm_in;
19
                 PCSrc = 1; end end
20
                                                        // bgeu
21
           i_bgeu: begin
               if ({1'b0,a} >= {1'b0,b}) begin
22
                 next pc = pc + imm in;
23
                 PCSrc = 1; end end
24
                                                        // jal
25
           i jal: begin
               alu\_out = pc\_plus\_4;
26
27
               wreg
                      = 1;
28
               next_pc = pc + imm_in;
               PCSrc = 1; end
29
           i_jalr: begin
                                                        // jalr
30
31
               alu\_out = pc\_plus\_4;
               wreg
                      = 1;
32
33
               next_pc = a + imm_in;
               PCSrc = 1; end
34
```

3 Lab results

3.1 Using fault test code

The test assembly code is as follows:

```
addi x1,x0,10; iterations
1
2
        addi x2, x0, 0
        addi x3,x0,0
3
4
        addi x6, x0, 2
5
        loop1:
6
         sll
             x4, x3, x6
7
             x5,0(x4)
        lw
        add x2,x2,x5;
8
                         sum
        addi x3,x3,1
9
        bge x3,x1,loop2
10
         jal x0,loop1
11
12
        loop2:
13
        sw
             x2,0(x0)
```

3.1.1 Single-cycle CPU

The result is shown in figure 1.




Figure 1: Single-cycle CPU using fault test code

As can be seen from the figure, the cpu executes an instruction every clock cycle, and the pc increases by 4. When the PC is 0 to 12, the executed instruction is addi, which indicates that the addition operation is performed. At this time, i_addi is at a high potential, and ALUresult is written into the corresponding destination register. When the PC is 16, the executed instruction is sll, which indicates that the left shift operation is performed. At this time, i_sll is high, and ALUresult is written to x4. When the PC is 20, the executed instruction is lw, which indicates that the addition operation is performed. At this time, i_lw is high and MemRead is also high. Access the data memory and write the result to x5. When the PC is 36, the executed instruction is jal, the PCsrc is high, the imme is -20, and the PC is updated to 16 accordingly to implement the instruction jump.

3.1.2 Multi-cycle CPU

The result is shown in figure 2.

It can be seen from the figure that the execution of each instruction requires 5 clock cycles, and the data is written back to the register file in the last clock cycle. It is observed that when pc is 24, the executed instruction is add x2, x2, x5 and there is data correlation with the previous instruction lw x5,0 (x4), so the pipeline is blocked for one clock cycle, pc remains at 24, while forwarding x5 Data and write ALUresult back to x2. When pc is 36, the prediction branch is not executed, and PCSrc is 1, thereby clearing the IF / ID register. It is observed that the register value is the same as the single-cycle CPU simulation result, and the test result is correct.




Figure 2: Multi-cycle CPU using fault test code

3.2 Using custom test code

The test assembly code is as follows:

```
addi x1,x0,1; iterations
1
2
        addi x2, x1, 5
        addi x10,x0,1
3
        addi x11,x0,1
4
5
        addi x12,x0,0
6
        addi x13,x0,3
7
        add x4,x1,x2
        loop1:
8
9
        xor x11,x10,x12
        or x2,x11,x13
10
        sub x10,x11,x2
11
12
         sll x12,x11,x1
        addi x2, x2, 1
13
        addi x3, x2, 4
14
        lw x5,5(x3)
15
16
        add x9,x5,x2
17
        addi x6, x3, 2
        sub x7,x3,x6
18
         srl x8,x2,x1
19
20
         blt x3,x6,loop1
         srl x8,x2,x1
21
22
         jal x0,loop1
```

This test code made a data address not a multiple of 4, which is an exception. From the result, we can see the CPU handle it properly.

3.2.1 Single-cycle CPU

The result is shown in figure 3.

It is observed that the instruction is xor and XOR operation is performed, the source operands are 1 and 0, the ALU calculation result is 1, the result is correct; when the instruction is or, the source operand is 1 and 3, the ALU calculation result is 3, the result is correct; When the instruction is sub, the subtraction operation is performed. The source operands are 1 and 3. The ALU calculation result is -2, and the result is correct. When the instruction is srl, i_srl is high level at this time to perform a right shift operation, and the result is correct. blt, at this time i_blt is high, the condition is met, and the branch jumps.




Figure 3: Single-cycle CPU using custom test code

3.2.2 Multi-cycle CPU

The result is shown in figure 4.




Figure 4: Multi-cycle CPU using custom test code

When the instruction is lw, and the source register x5 in the next instruction is the same as the destination register in lw, a load-use hazard occurs. It is observed that the pipeline is blocked for one cycle, and at the same time, the signals of the ex stage flush are 0. When the instruction is blt and the branch is established, the branch prediction fails. It is observed that pc flush is 0 in the next clock cycle, and the jump is achieved in the next clock cycle. The remaining register values are the same as the single-cycle simulation results.

3.3 The preliminary synthesis in Vivado

3.3.1 Single-cycle CPU

The Single-cycle CPU Schematic is shown in figure 5. The Single-cycle CPU Utilization is shown in figure 6.




Figure 5: Single-cycle CPU Schematic

3.3.2 Multi-cycle CPU

The Multi-cycle CPU Schematic is shown in figure 7. The Multi-cycle CPU Utilization is shown in figure 8.

4 Experimental impressions

This big assignment requires us to use Verilog to design and implement a single-cycle, five-stage pipeline CPU based on the Datapath we learned in the class. I learned a lot from this big assignment. First I reviewed the content in Chapter 4 of the class, and then wrote the control logic according to the datapath diagram on the ppt, which deepened my understanding of each control signal. At the same time, the design of a multi-stage pipeline requires that we have an overall grasp of the operations performed by each stage, especially what level of control signal and which level of data are needed when the regfile is written back. The hazard control and forwarding unit requires that we have a comprehensive consideration of each situation encountered during the execution of the instruction. Specifically, we need to determine whether the control signal is ex or mem, whether it is a MemRead or MemtoReg signal, etc. Constantly debugging, I also found a lot of understanding errors and inadequate knowledge in the beginning of the class. I am still grateful to the teacher and the assistant for this big assignment, which helped me deepen my understanding of the textbook knowledge and the theory. In connection with reality, I have a deeper understanding of the design of the CPU.




Figure 6: Single-cycle CPU Utilization




Figure 7: Multi-cycle CPU Schematic




Figure 8: Multi-cycle CPU Utilization