

# Digital System Design

**Experiment** 

Hancong Wu hancongwu@scut.edu.cn

### Seats

	讲台			门口
汪思佟	周钰欣	蔡若潇	周奕	王子寒
陈子豪	李雨桐	陈诺	秦可	谢金璇
杨启帆	曾子乘	贾昊明	刘昶玮	陈健宇
刘彦志	程子航	陈子轩	赵容辰	王实依
张济凡	魏海川	陈博灵	韩诚	全飞扬
殷嘉成				梁沃林
余幸桐	刘子泓	胡天屹	邹易航	刘兴琰
龙泓宇	孙奥博	郑旻翚	孙振宇	韦华泰
贺奕扬				朱逸楠
吴潼	王云帆	<b>渠开源</b>	朱轩霆	余浩然
叶子绿	朱斯玙	王一凡	赵崇杰	张泰豪
康智乔	乔羽桐		王思颖	李思瑶
陈奕扬	孙伟太	黄浩铭	王彧竹	洪昌佑
李浩东	张辰旭	文闻	殷聚贤	林涛
吕昶玮				卢泽宁
黄炜琪	董兴舒	庞烨	王城楷	张翔
杨信庭	方润泽	姚舒颖	张恩华	马天越
		赵伊伦		

### Rules

- 40% Attendance + 60% Report
  - Attendance is related to: Check-in & check-out, experiment completion, device maintenance, etc.
  - Report is related to: Correct experimental results, quality of the report, comments and feedback, etc.
- Finish the experiment in a group but write the report on your own.
- Submit the report to the class rep before the next experiment (Late submission will lower your grade)
- Turn of the device and tidy up the bench before you leave.



# Digital System Design

Experiment 1 Familiar with Quartus II and VHDL

Hancong Wu hancongwu@scut.edu.cn

### Purpose

- Familiarize with the basic structure of VHDL programming.
- Learn how to compile VHDL code in quartus II and define components.
- Learn how to test and verify the function of your design in quartus II.


### Tools

- Quartus II 13.0
- Modelsim


### Tasks

- Design a 1 bit adder following the instructions.
- Design the component on VHDL file following the description on the manual and comply it.
- Design an example of a four-bit adder using component.
- Perform the waveform simulation Using Quartus II and Modelsim.
- Run the simulation and record the results of Modelsim.


Create a project




Create a VHDL file




- Develop and save your program
  - Normally, save the .vhd file in the name of the ENTITY to increase the readability of the project.



- Compliation
  - Set as Top-Level Entity and comply the file



Create symbolic file



- Design component module for the 4 bit full adder:
  - Create a new .vhd file named component.vhd . The description of its function is on Page 14 of the tutorial.
  - Don't set as top level and comply it.


#### **VHDL Code:**

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;PACKAGE components IS
COMPONENT fadd IS
PORT(a,b,ci: IN std_logic;
co,sum: OUT std_logic);
END COMPONENT;
END components;
```


- Design an example of a four-bit adder
  - Create a VHDL File, use component to design a 4 bit adder and save as fadd4.vhd.
  - Set as Top-Level Entity and comply it.

```
1
       LIBRARY IEEE:
                                                                                                             구 라 ×
     USE IEEE.std logic 1164.ALL;
       USE work.components.ALL;
                                                                    ig fadd.vhd
     FINTITY fadd4 IS
                                                                    component.vhd
     PORT (a,b: IN std logic vector(3 DOWNTO 0);
                                                                      fadd4.vhd
              ci: IN std logic;
                                                                                Open
             co: OUT std logic;
                                                                                Remove File from Project
             sum: OUT std logic vector(3 DOWNTO 0));
       END fadd4:
                                                                                Set as Top-Level Entity
                                                                                                          Ctrl+Shift+J
10
                                                                                Create AHDL Include Files for Current File
11
     ARCHITECTURE stru OF fadd4 IS
12
      SIGNAL ci ns: std logic vector(2 DOWNTO 0); -
                                                                                Create Symbol Files for Current File
13
                                                                                Properties...
     L-- Do this part yourself
15
16
       END stru:
```

The first part of Simulation (Quartus II)




The second part of Simulation (Modelsim)




The second part of Simulation (Modelsim)

Run the testbench following the experiment tutorial in


Modelsim



Testbench waveform



### Example



### Example

• Full adder

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
ENTITY fadd IS
PORT (a,b,ci: IN std_logic;
     co,sum: OUT std_logic
     );
END fadd;
ARCHITECTURE dataflow OF fadd IS
BEGIN
co<=(a and b)or(b and ci)or(a and ci);
sum<=a xor b xor ci;
END dataflow;
```

## Example

Instantiated as a component

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

PACKAGE components IS
COMPONENT fadd IS
PORT(a,b,ci: IN std_logic;
co,sum: OUT std_logic);
END COMPONENT;
END components;
```

### Example

• 4-bit full adder

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE work.components.ALL;
ENTITY fadd4 IS
PORT (a,b: IN std logic vector(3 DOWNTO 0);
      ci: IN std_logic;
      co: OUT std logic;
      sum: OUT std_logic_vector(3 DOWNTO 0));
END fadd4;
ARCHITECTURE stru OF fadd4 IS
SIGNAL ci_ns: std_logic_vector(2 DOWNTO 0);
--connections between full adder
BEGIN
-- Do this part yourself
END stru;
```