

ALPhA-Vision: A Real-Time Always-On Vision Processor with 787 μ s Face Detection Latency in <5mW

Ben Keller¹, Rangharajan Venkatesan¹, Steve Dai¹, Jason Clemons², Matthew Fojtik³, Muya Chang¹, Thierry Tambe⁴, Nathaniel Pinckney², Stephen G. Tell³, Qijing Huang¹, Shalini De Mello¹, Brucek Khailany²




¹NVIDIA, Santa Clara, CA ²NVIDIA, Austin, TX
³NVIDIA, Durham, NC ⁴Stanford University, Stanford, CA

Outline

- **Motivation and Design Principles**
- Design Overview and Key Features
- Testchip Measurement Results

Motivation: An Always-on Future




■ Application requirements:

- Always-on vision
- Low latency
- Low power

Solution: Always-on Vision Subsystem


- **Tiny subsystem** integrated on main SoC
- **Tiny (<10mW) always-on power overhead** during continuous operation
- **Large system-level power savings** from opportunistic sleep of displays/actuators and other SoC components



Challenge 1: Large Memory Footprint


- All weights and activations must fit in local memory

Available Silicon Area



Challenge 1: Large Memory Footprint

- All weights and activations must fit in local memory
- Solution 1: Fill most of the silicon area with SRAM backing storage (~2MB)




Challenge 1: Large Memory Footprint


- All weights and activations must fit in local memory
- Solution 1: Fill most of the silicon area with SRAM backing storage (~2MB)
- Solution 2: Aggressive quantization with hardware-aware QAT to recover accuracy

Yolov5n-0.5 Face Detection		
	FP32	Hybrid INT8/INT4
Weight Memory (MB)	1.7	0.38
Peak Activation Memory (MB)	2.3	0.46
FDDB Detection Rate	100	99.3

Available Silicon Area




Challenge 2: Diverse Workloads




- Need hardware specialization to meet tight latency constraint (60fps $\rightarrow$ 16.7ms)


Available Silicon Area



Challenge 2: Diverse Workloads




Available Silicon Area




- Need hardware specialization to meet tight latency constraint (60fps -> 16.7ms)
- Solution 1: Add deep learning accelerator (DLA) to accelerate GEMMs (most ops)

Challenge 2: Diverse Workloads




Available Silicon Area




- Need hardware specialization to meet tight latency constraint (60fps -> 16.7ms)
- Solution 1: Add deep learning accelerator (DLA) to accelerate GEMMs (most ops)
- Solution 2: Add near-memory processor (NMP) to accelerate “long tail” of non-GEMM ops

Challenge 3: Leakage Power




- SRAM leakage dominates always-on power


Available Silicon Area




Challenge 3: Leakage Power



Available Silicon Area



- SRAM leakage dominates always-on power
- Solution: Overprovision DLA and race to sleep




31.9 ALPhA-Vision: A Real-Time Always-On Vision Processor
with 787 μ s Face Detection Latency in <5mW

Outline


- Motivation and Design Principles
- **Design Overview and Key Features**
- Testchip Measurement Results

ALPhA-Vision Block Diagram



Deep Learning Accelerator


- Two data formats:
 - 512 MACs/cycle INT8
 - 1024 MACs/cycle INT4 with microscaling
- Configurable for a wide range of GEMM shapes and access patterns
- Post-processing unit performs simple non-linear operations and data format conversions



31.9 ALPhA-Vision: A Real-Time Always-On Vision Processor
with 787 μ s Face Detection Latency in <5mW



Near Memory Processor

- Accelerates operations that map poorly to DLA:
 - Depthwise convolution
 - GroupNorm
 - Softmax
 - Elementwise ops
 - Memory manipulations
- High bandwidth to global scratchpad
- Integer or fixed-point data formats




Double-Clocked RISC-V Processor

- RV clocked at 2X frequency reduces non-accelerated latency penalty
- Synchronous ready-valid interface, zero-cycle clock crossing latency
- 40% reduction in non-accelerated wall clock time



Global Scratchpad with Fine-Grained Sleep States





- Sleep mode control of 64 banks at kernel granularity
- Bank clustering trades off bandwidth for leakage
- Kernel fusion trades off control overhead for fine-grained sleep

Outline

- Motivation and Design Principles
- Design Overview and Key Features
- **Testchip Measurement Results**

Testchip Implementation


- 4.2mm² prototype in 16nm
- Moderate frequency target (359MHz @ 0.6V)
 - Support race-to-sleep while avoiding gate upsizing
- >80% HVT to minimize standard cell leakage




31.9 ALPhA-Vision: A Real-Time Always-On Vision Processor
with 787 μ s Face Detection Latency in <5mW

Measurement Results: Latency

Runtime Breakdown for One Frame (16.7ms)




Active-Mode Runtime Breakdown



Yolov5 face detection, 0.6V, 359MHz

31.9 ALPhA-Vision: A Real-Time Always-On Vision Processor
with 787 μ s Face Detection Latency in <5mW

Measurement Results: Power



Yolov5 face detection, 0.6V, 359MHz

Comparison to Prior Work

	This Work	[1]	[2]	[3]	[4]
Application	Always-on vision	Always-on vision	Always-on vision	Low-power inference	Face analysis
Process (nm)	16	40	12	28	22
Area (mm²)	4.20	30	1.76	19.95	3.4
V_{DD} (V)	0.52-0.9	0.6-1.1	0.6	1	0.59-0.72
Frequency (MHz)	90-830	350	100-200	62.5	180-220
Power (mW)	3.9-11.5 ¹	2.1 ⁴	0.62-1.61 ⁵	19-32 ⁶	0.16-12.77 ⁷
Throughput (GOPs)	1465 ²	2250	51	129	5
Latency (ms)	0.787^{1,3}	33 ⁴	67-500 ⁵	-	50-1000 ⁷
Energy/frame (μJ)	76.7^{1,3}	91 ⁴	107-310 ⁵	-	409 ⁷
FDDb Face Detection Rate	99.3%	-	-	91.3%	98%
End-to-End Execution	Yes	Yes	No	No	Yes

One MAC = 2 ops, other ops ignored. ¹Yolov5 face detection. ²0.9V, 830MHz. ³0.6V, 359MHz. ⁴SqueezeNet image classification. ⁵MobileNet human detection. ⁶Workload unspecified. ⁷BDT face detection + CNN face recognition.

Conclusion and Summary

- **ALPhA-Vision** is a prototype low-power subsystem for always-on vision tasks
- Key design principles:
 - **Aggressively quantize** to store all data locally
 - **Accelerate every kernel** (not just GEMMs)
 - Overprovision math and **race to sleep** to save leakage power
- The testchip prototype performs face detection with **99.3% accuracy** using **4.6mW average power** at **60fps**

References

- [1] A. Gupta et al., “CogniVision: End-to-End SoC for Always-on Smart Vision with mW Power in 40 nm,” IEEE Symp. VLSI Circuits, 2024. <https://doi.org/10.1109/VLSITechnologyandCir46783.2024.10631426>
- [2] E. Chang et al., “A 12-nm 0.62-1.61 mW Ultra-Low Power Digital CIM- based Deep-Learning System for End-to-End Always-on Vision,” IEEE Symp. VLSI Circuits, 2023. <https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185296>
- [3] S. Kwon et al., “Monolithic in-Memory Computing Microprocessor for End-to-End DNN Inferencing in MRAM-Embedded 28 nm CMOS Technology with 1.1 Mb Weight Storage,” ISSCC, pp. 610–612, 2025. <https://doi.org/10.1109/ISSCC49661.2025.10904609>
- [4] P. Jokic et al., “A Sub-mW Dual-Engine ML Inference System-on-Chip for Complete End-to-End Face-Analysis at the Edge,” IEEE Symp. VLSI Circuits, 2021. <https://doi.org/10.23919/VLSICircuits52068.2021.9492401>



Please Scan to Rate This Paper

