Notecard / CS271 / Lyell Read / Winter 2019

Language Levels, Process of Assembly

- High (Java, C++...)
- Low (ASM)
- Machine Code (Binary)

Compilation and Such

- o High <--(de)compile--> Low <--(dis)assemble--> Machine Code
- Lower Level
- Assembler: Source Code (ASM, Text) --> [Object File + Listing] File1
- o Linker: Object File --<with link library>--> Executable File OS Loader: Executable File --> Output (printout)
- Linking
- o con either link to Irvine32.lib (which links to kernel32.lib) or directly to kernel32.lib.
- o Kernel32.lib executes kernel32.dll.

Bits and Bytes

- A bit is a Binary digit. Can be either 1 or 0.
- A byte is a group of 8 bits.

Speeds

- Listed in []bps (Where [] = M, K,...).
- Ex: Mbps means Megabits per second; 8Mbps = 8,000,000

- Sizes use []B or []iB (ie. GB == GiB)
 KB = 2¹⁰; MB= 2²⁰ ... YB = 2⁸⁰.
 Ex: A 200GiB HDD has 200 * 230 bytes = 1.717 trillion bits.
- "B" = bytes; "b" = Bits

IA-32 Architecture

- 32-bit architecture, means 232 addressable locations.
- Min memory size around 2 byte?
- Is Byte Addressable: each byte of memory is individually addressable
- Is a CISC: uses microprograms to implement machine instructions.
- Is Little Endian (see section on endianness)

Four CPU parts:

Clock, Registers, Control Unit, Arithmetic Logic Unit.

Processor Modes

- System Management: Full control. No Memory protection. Used for hardware level things like security and power management.
- Real Address: More locked down than System Management. Programs have full access to memory and devices. About 1MB range accessible.
- Protected: This is the "native state" all features and instructions are available to the programs. Programs limited to memory in their segment, 4 GB linear space. (Using "extended physical addressing), you can reach up to 64GB).
- Protected -> Virtual Mode (AKA Virtual-8086): Within Protected. Simulates Real Address Mode. Helpful to run some programs
- (MS-DOS) that need real address mode.

 64-bit -> Compatibility Mode: Works with 32-bit exe's, typically without recompilation.
- 64-bit Mode: uses the 64 bit address space.

Processing Units:

- Floating Point Unit (FPU)
- Integer Unit (what we will work with)

Registers:

<u>■ 04-DII.</u>	
Register Size	Reg's of that size. Credit: Irvine Text.
	AL, BL, CL, DL, DIL, SIL, BPL, SPL, R8L, R9L, R10L, R11L, R12L, R13L, R14L, R15L
	AX, BX, CX, DX, DI, SI, BP, SP, R8W, R9W, R10W, R11W, R12W, R13W, R14W, R15W
	EAX, EBX, ECX, EDX, EDI, ESI, EBP, ESP, R8D, R9D, R10D, R11D, R12D, R13D, R14D, R15D
	RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8, R9, R10, R11, R12, R13, R14, R15

- EAX (accumulator), EBX (base), ECX (counter), EDX (32-bit)
- EBP, ESP, ESI, EDI (32-bit). These can only be "broken down" to 16-bit sub-registers (i.e. EBP --> BP).
- EFLAGS (flags: set:1 unset:0), EIP (EIP = instruction pointer; cannot modify EIP directly, 32-bit)
- CS, SS, DS, ES, FS, GS (16-bit)
- Sub-Registers (Only for EAX, EBX, ECX, EDX)

- oob nogist	010 (0111) 101	L, () () LD) () L	277, 2077
		AH (8)	AL (8)
		AX (16)	
EAX (32)			

- CF: Carry Flag: unsigned operation overflow.OF: Overflow Flag: signed operation overflow.
- SF: Sign Flag: sign change as a result of operation
- ZF: Zero Flag: set when an operation produces 0.
- AC: Aux- Carry: set when operation causes carry out of bit 3 to bit 4 in an 8-bit reg.
- PF: Parity Flag: set if LSB contains even # of 1 bits.

Execution Cycle

- CPU does Instruction Fetch: Inc EIP
- CPU does Decode of Instructions
- If operands: CPU does fetch operands • CPU executes the instruction. Updates some flags.
- If output operand: CPU does store result.
- Simplified as Fetch -> Decode -> Execute.
- Read from Memory Process
 Place the Address on address bus
- Change the RD pin value (Assert to the CPU) • Wait one clock cycle for a response

- Put data from data bus into destination
- Can be sped up with Level-* (1,2,3...) cache (Abbrev'd L* cache)

Operator Precedence

- ()
- +,- (UNARY)
- *,/,MOD

Valid Real Literals

- Must have int and decimal.
- 2.
- +3.0
- -44.2E+05
- 26.E5

Rules for Identifiers

- Identifier indicates a Const, Var, Proc, LbI
- 1..247 Characters
- Not CAse sEnsiTive
- First character must be in {A..Z, a..z, _, @, ?, \$}
- Must not be a reserved word.

Data Types	
Туре	Details; Credit: Irvine Text
BYTE	8-bit unsigned int
SBYTE	8-bit signed int
WORD	16-bit unsigned int
SWORD	16-bit signed int
DWORD	32-bit unsigned int
SDWORD	32-bit signed int
FWORD	48-bit int
QWORD	64-bit int
TBYTE	80-bit int
REAL4	32-bit IEEE short real
REAL8	64-bit IEEE long real
REAL10	80-bit IEEE extended real
REALIO	80-bit IEEE extended real

DUP operator

<type> x DUP (y); y concatenated x times...

• For arrays, offset will be data size from the top (0th element)

Calculating Variable Offsets (in declaration)

- The following data segment starts at memory address 0x3700 (hexadecimal)
- data
- printString BYTE "Do not add decimal to hex",0
- someBytes WORD 29 DUP(0)
- moreBytes BYTE 10, 20, 30, 40, 50, 60, 70, 80, 90
- questionAddr DWORD ?
- ignoreMe WORD ?
- What is the hexadecimal address of questionAddr?
- 0x375D

Endianness

- Little Endian representation of 0x12 34 56 78: (note each pair is a byte): 0x0000: 78; 0x0001: 56; 0x0002: 34; 0x0003: 12
- Big Endian representation of 0x12 34 56 78: 0x0000: 12; 0x0001: 34: 0x0002: 56: 0x0003: 78

Equal Sign Operator NAME = <value>

- Mov eax, NAME is better than mov eax, <value>
- Can be redefined in-line.

- List Size Cheat List_Name BYTE 4,2,4,5,11,2
- I ist Size = (\$- List_Name)

EQU and **TEXTEQU**

- <name> EQU <(expression | symbol | <text>)>
- <name> TEXTEQU <(%(constant_expression (i.e. math)) | <text> | textmacro)>
- Can't be redefined at any time

Opcodes / Operands

- Can take 0.1.2.3 operands (X, dest, src-1, src-2)
- There are three types of operands: Immediate (literal); Register (uses reg); Memory (ref to mem loc).

Direct Offsets

- To get the first item, call <name>, then for the first, use [<name> + <size> * <element>].
 This creates an effective address

Check for Signed Overflow (with + and -)

- If two positive operands generates a negative sum
- If two negative operands generate a positive sum

Stack

- LIFO
- Not directly modified, typically, instead using POP PUSH RET and CALL.
- Push decrements ESP; pop increments ESP
- ESP points to the last pushed data to the stack; EBP points to base of the stack.

Procedures

- <name> PROC ... ret <name> ENDP
- When CALL is called, the next address to be executed is pushed to stack.
- When RET is called, the element on the stack is popped back into EIP and execution is completed.

Pointers

- Generated as in mov esi, OFFSET <var>
- Used as mov al, [esi]
- Note: inc [esi] requires size note, so inc BYTE PTR [esi] err operand must have size

To add a constant to an operand, do:

- Constant[register]
- freaister + constant? TYPEDEFS: PBYTE TYPEDEF PTR BYTE
- Stack Frames and Calling Conventions

- C Calling Convention: follow call with stack cleanup by forced manipulation of ESP.
- STDCALL: pass the number of bytes used to ret, which does cleanup.

Binary Operations:

- Sub: 2's Complement, then add.
- Mult: Repeatedly add
- Div: Repeated subtraction or Shifting: i.e. 45/8; 8=2³; 45 = 00101101. Shift 3 to the right: 00101 | 101 where left is q and

Floating Point

oint => "radiv point"

- 4.5 dec -> 100.1bin

• IEEE/ 34 STUTIOUI	u			
Name	Total Bits	Sign Bits	Exponent	Mantissa
Single precision	32	1	8	23
Double Precision	64	1	11	52
Extended (AKA	80	1	15	64
Double				
Extended)				

- b. 6.25 dec -> 110.01 bin c. Move radix to the left until there is only one "1" left of the
- d. Determine Sign Bit. Add that to the start. In this case it is POS
- == 0: e. Calc Biased Exponent: 127 + moves taken in (c). In this case:
- f. Normalized Mantissa: Drop 1 left of radix (1.1001 -> 1001), and

 To undo, undo steps above; don't forget sign. Hamming Codes and Assoc Learning

- o The number of "1" bits in a certain set of binary code.
- Even Parity Bit (first bit) example: 1 11010110
- Hamming Codes
- \circ For a n bit code, n=m+r where r = parity bits, m = data bits.
- \circ There are 2n combinations of bits. Only 2m are correct.
- o Use log2m + 1 hamming codes rounded up.
- \circ n = m + r -> n = (8) + (log28 + 1 = 4). n = 12. 101bin, parity bits are on powers of 2

	ŀ	ЭУ	te	#	's						
1	2	3	4	5	6	7	8	9	10	11	12

- XX0X010X11 0 1
 - P.B. 1 controls all odd spaces ■ P.B. 2 controls all spaces with a 1 in the 2's place (so
- P.B. 4 controls all spaces with a 1 in the 4's place (so 5,6,7,12)
- P.B. 8 controls (9,10,11,12)
 For an even parity system:
- 1 2 3 4 5 6 7 8 9 10 11 12 1 0 0 0 0 1 0 1 1 1 0 1



Date:

; Author: ; Course / Project ID : Description:

; (insert constant definitions here)

• .data

.code

main PROC

- ; exit to operating system main ENDP
- •; (insert additional procedures here)
- END main

- Add: 1+1 = 10
- right is r = 5r5.

• 0	CCIII	iui p	radix poirri					
2^{2}	2 ¹	2º	2-1	2-2	2-3			
4	2	1	0.5	0.25	0.125			

- Some rationals are irrational in binary.

• ILLE/ 34 STUTIOUT	u			
Name	Total Bits	Sign Bits	Exponent	Mantissa
Single precision	32	1	8	23
Double Precision	64	1	11	52
Extended (AKA	80	1	15	64
Double				
Extended)				

- Conversion to IEEE754:
- a. Convert 6.25 to single precision FP
- radix, mult by appropriate power of 2 for places that were moved: $110.01 -> 1.1001 * 2^2$
- B.E. == 2 + 127 = 129 = 10000001

- o Even Parity Bit (first bit) example: 0 11010110
- o Parity Bit Count = r = log2m + 1 o There are 2r invalid codes
- 8-bit hamming code example

	0	Do	ato	пi	S 4	45	d	ec	= :	00	101	1
	-	ЭУ	te	#	's							
1	2	3	4	5	6	7	8	9	10	11	12	



: Error fixed by swapping bit 11. Val=117

Program Sections: • TITLE Program Template (template.asm)

• INCLUDE Irvine32.inc

; (insert variable definitions here)

; (insert executable instructions here)

Declarina Text

• name BYTE "text",0

Hand Selected Opcodes

- LAHF: Load Status Flags into AH
- SAHF: Save Data Flags from AH
- XCHG: exchanges the two operands
- PUSHFD, POPFD: Push and pop EFLAGS.
- PUSHAD, POPAD: pushes (or pops) in the order: EAX, ECX, EDX, EBX, ESP [val before pushad], EBP, ESI, EDI. POPAD pops in reverse order (per stack lifo)
- MUL: (only one operand, other, see set ->) returns product. Result is stored in {ax for al; dx:ax for ax; edx:eax for eax. Carry flag set if the upper (first) half is used.
- IMUL: same operands as mul, just sx. Can also take one reg and one [*] to mult, stores result in reg. Also can be reg, [*], [*] and multiplies the last two into reg.
- DIV: (one operand). {quotient, remainder for input; al, ah for ax; ax, dx for dx:ax; eax, edx for edx:eax.
- CDQ, CWD, CBW: sign extensions for operations.
- IDIV: signed version of DIV.

- PUSHA, POPA pushes (or pops) selected 16-bit registers in the order AX, CX, DX, BX, SP, BP, SI, DI.
- LOOP: sub's 1 from ecx, them cmp to 0
- INC: doesn't care about carry flag.
- CMP a, b: {a=b: ZF=1, CF=0; a>b: (ZF | CF)=0; a<b: ZF=0, CF=1}
- SHR: shift right: CF accepts rightmost, displaced bit. 1001 -> 0100 + CF=1
- TEST al,00001001b will test if bits 0,3 are set. If either is, ZF will be set Otherwise


Bin <==> Dec:

3276 8	1638 4	8192	4096	2048	1024	512	256	128	64	32	16	8	4	2	1	0.5	0.25	0.125	0.062 5	0.031 25
215	214	213	212	211	210	29	28	27	26	2 ⁵	24	2 ³	2 ²	21	2º	2-1	2-2	2-3	2-4	2-5
Bin <==>	1 2 2	3		4	5	6	7		8	9	а	b		С	d	е	f		16	ff
0001	0010	00	11	0100	0101	0110	01	11	1000	1001	1010	10	111	1100	1101	1110	11		0001 0110	111111 11
Dec <==>	Hex Ex:	578 -> 2 4	2				 			1					I	1				I

4096	256	16	1
163	16 ²	16¹	16º

Hammina Code Template

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000	10001	10010	10011	10100



inal electric per the electric limit over, the color tendent deal each electric district each electric district electric electric

estr, rem ; estrict, annuals of 80 about 1 and 7- mins

655, I 507, 150 685

6. (10 pts) Using the Intel IA32 instruction set please write a program that accepts an unsigned binary integer in the AX register and pushes the decimal ASCII equivalent value onto the system stack. For example, suppose that the AX register initially contains: 0b1001011001101011 (decimal value 38507). After your program has fully executed, the system stack should contain the following numbers:

55 (the ASCII representation of 7) 48 (the ASCII representation of 0) 53 (the ASCII representation of 5) 56 (the ASCII representation of 8) 51 (the ASCII representation of 3)

Note that the number at the bottom of the stack represents the 10,000's place, the number above it represents the 1,000's place, the number above it represents the 100's place, the number above it represents the 10's place and the top number on the stack represents the 1's place.

Hints: 1) As a reminder, the instruction DIV BX results in the following behavior: AX <- DX:AX / BX and

2) Since the AX register can only hold 2 bytes, its maximum unsigned value is 65,535. Therefore, one way of approaching this assignment is to start by dividing AX by 10000, pushing the ASCII representation of the quotient onto the stack and then dividing the remainder by 1000. You can use this general idea to solve for the 10000's, 1000's, 100's, 10's and 1's places.

There are many ways to write this code but the example on the next page illustrates one approach.

A Ac elbedy codedes the unsigned integer NEV 80, 1888 y 2001 mon MEX to share my distant NEV (1, 10) We say going to keep distant wheredwises be 10 1 first the distance will be 18800, then it will be 1800. 1 been 180, then 19 | Dec Hx Oct Himi Chr | Dec Hx Oct Himi Chr |
64 40 100 6464; 8	96 60 140 6496; 1
55 41 101 6465; A	97 60 140 6497; a
66 42 102 6465; A	99 62 142 6499; a
66 42 102 6465; A	99 62 142 6499; a
67 43 103 6467; C	99 63 143 6499; a
68 44 104 6465; D	100 64 144 6490; d
70 46 106 6470; F	106 64 144 6490; d
71 47 107 6471; 6	103 67 147 64103; d
72 48 110 6472; H	104 68 150 64104; h
73 49 111 6473; T	105 69 151 64105; d
74 44 112 6473; T	107 68 150 64107; d
75 48 110 6475; K	107 68 150 64107; d
77 40 115 6477; M	109 61 55 64107; d
78 48 117 6479; d	116 6415; d
81 51 21 6481; d	114 72 160 6411; d
81 51 21 6481; d	114 72 160 6411; d
82 53 122 6480; F	114 72 160 6411; d
83 53 123 6480; T	116 74 154 6411; d
85 53 125 6485; U	117 75 165 64110; u
87 85 123 6480; T	117 76 166 64110; u
88 58 123 6480; T	117 75 165 64110; u
87 85 123 6480; T	117 75 165 64110; u
87 85 123 6480; T	117 75 165 64110; u
88 58 123 6480; T	127 78 107 64120; X
89 58 123 6480; T	127 78 107 64120; X
89 58 123 6480; T	127 78 170 64120; X
89 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
99 58 123 6480; T	127 78 170 64120; X
9 Dec Hx Oct Html Chr Dec Hx Oct Html Chr Dec Hx Oct Html Chr y 20 Mar semiliades, was 3 Mars at our spart. • Dealer month to colorions the most diverge by district the ordering to subject by 10 sevents of topy the trimest civilize first as 500 to 1 topy the trimest civilize first as 500 to 1 topy the trimest divisor first as 500 to 1 to the constitution of the subject to 1 topy divisor by 10 topy topy to 1 topy topy with caree south 6 to 1 topy topy with caree . Now more the distinct late 22 as we are distinct it now Mr. Mr. (W. has the consider from the first distinctor) SEP impogram ; Separation using	