

May 26, 2014

Dear Editors:

We would like to submit the enclosed manuscript entitled Symbolic Analysis of Round-Robin Arbitration in Networks, which we wish to be considered for publication in Transactions on Computer-Aided Design of Integrated Circuits and Systems. No conflict of interest exists in the submission of this manuscript, and manuscript is approved by all authors for publication.

Note that this article is a revised and extended version of [1] that appears in the proceedings of 2011 IEEE 29th International Conference on Computer Design (ICCD). In this work, we added the verification of response property, and also demonstrate how to generate interesting test patterns from STE (GSTE) assertions. I would like to declare on behalf of my co-authors that two thirds of the work described was original research that has not been published previously, and not under consideration for publication elsewhere.

All the authors listed have approved the manuscript that is enclosed. In this work, contents such as the verification of response property of Round-Robin arbiters and generation of test patterns from STE (GSTE) assertions, are original. I hope this paper is suitable for Transactions on Computer-Aided Design of Integrated Circuits and Systems. We deeply appreciate your consideration of our manuscript, and we look forward to receiving comments from the reviewers. If you have any queries, please dont hesitate to contact me at the address below.

References

- [1] Yongjian Li, Naiju Zeng, William N. N. Hung, and Xiaoyu Song. Enhanced symbolic simulation of a round-robin arbiter. *2012 IEEE 30th International Conference on Computer Design (ICCD)*, 0:102–107, 2011.

Thank you and best regards.
Yours sincerely,
Yongjian Li

Symbolic Analysis of Round-Robin Arbitration in Networks

Yongjian Li, Naiju Zeng, William N. N. Hung, and Xiaoyu Song

Abstract—In this work, we present our results on formally verifying hardware design of a round-robin arbiter which is the core component in many real-world network systems. Our approach is STE/GSTE, which explores fully symbolic simulation for not only one round of round-robin arbitration, but also the sequential behaviors of the arbiter. Specifically, we explore the response property of the arbiter, which is a kind of liveness property. Our experiments demonstrate that the enhanced STE specification for real-world hardware design can be finished automatically in a reasonable time and memory usage. More interestingly, we can automatically generate the test patterns basing on our STE(GSTE) specifications. To the best of our knowledge, our work is the most thoroughly automated formal verification of the round-robin arbiter. It is also the first work applying GSTE to verify a liveness property in literature.

I. INTRODUCTION

A fast arbiter is one of the most dominant parts for high performance network switches such as ATM (Asynchronous Transfer Mode) network [1], [2]. Fast and efficient switch arbiters play a key role in switching packets for Network-on-Chip (NoC) [3]. In order to provide a high speed and cost-effective implementation of the arbitration scheme where multiple packets from different input ports compete for the same output port, designers usually implement these arbiters directly in hardware. However, these hardware arbiter designs are very tedious and error-prone. Design errors in network components may have disastrous effects, especially if networks are used in financial or safety-critical applications, where communication errors could cause loss of money or life.

In order to guarantee the correctness of the arbiter hardware design, simulation and testing approaches are traditionally adopted. However, it is practically impossible to run exhaustive tests or simulations for all the routing cases under arbitration. For instance, in a $N \times N$ round-robin arbiter studied in this paper, where N is the number of input/output ports, the number of the exhaustive simulation cases in Boolean domain is $2^N \times N$. Thus, the use of formal verification with proper abstraction or reduction techniques is gaining interest because the correctness of a formally verified design implicitly involves all cases regardless of the input cases.

Symbolic trajectory evaluation (STE) is an efficient formal hardware verification method that has grown from the combination of multi-valued simulation and symbolic simulation

[4]. It has shown great promise in verifying medium to large scale industrial hardware designs with a higher degree of automation. STE has been in active use in Intel, Motorola, and IBM. At Intel, for instance, STE was used to verify a floating point arithmetic unit against IEEE standard 754 and a complex IA instruction length decoder unit [5], [6]. In addition, the FORTE formal hardware verification tool, which combines STE and theorem proving in a higher-order logic, has been developed at Intel [7]. Generalized Symbolic Trajectory Evaluation (GSTE) is an extension of STE that can deal with properties ranging over unbounded time [8], [9], [10]. In GSTE, specifications on circuits are given by assertion graphs, which are \forall -automata[11].

In the real-world hardware design, test-based approaches may be more attractive for the engineers, who may not be good at formal methods. It is difficult for them to understand the formal specifications such as LTL (CTL) or STE(GSTE) specifications. However, they can understand the wave form well. They know how to stimulate the circuit under design by a series of test patterns, and compare the outputs with the desired outputs. Helping the engineers to efficiently generate the test pattern is more useful than simply telling them the formal verification result, which are a set of boolean (or multi-valued) vectors on the inputs and outputs.

In this work, we present our results on formally verifying hardware design of a round-robin arbiter which is the core component in many real-world network systems. Our approach is based on STE, which is a marriage of ternary-valued and symbolic simulation. The first arbiter under study is a core component of the Fairisle switch fabric. The Fairisle ATM network was designed and used at the Computer Laboratory of the University of Cambridge. The arbiter performs round-robin arbitration among requests for a single output port. Then we generalize our designs to $N \times N$ configuration size, and give a parametric proof script to verify such a generalized design. The 5×5 arbiter design is also adapted to an FPGA prototype which is used in nodes of 2D-MESH NOC experiment network. The test patterns generated in this work are used to test the function of the arbiter.

The main contributions of our work are twofold. The first one is natural specifications of the expected behaviors of the arbiter. We formalize the specifications on one round arbitration by an STE assertion, and those on the sequential behavior and the response property of the arbiter by GSTE graphs. The second is the fully symbolic simulation of the arbiter against the proposed specification. We emphasize that fully symbolic simulation in this context means exhaustive simulation for all input patterns. STE plays a key role in our

Yongjian Li and Naiju Zeng are with State Key Laboratory of Computer Science, Institute of Software, Chinese Academy of sciences, Beijing, China. E-mail: lyj238,zengnj@ios.ac.cn

William N. N. Hung is with Synopsys Inc., Mountain View, California, USA. E-mail: william_hung@alumni.utexas.net

Xiaoyu Song is with ECE Department, Portland State University, Portland, Oregon, USA. E-mail: song@ece.pdx.edu

verification. It reduces the complexity of the verification from $2^N \times N$ to $N \times N$ for a $N \times N$ round-robin arbiter. Due to this substantial complexity decrease at the exponential scale, our verification is fully automated by running FORTE, which is an industrial STE tool originated from Intel. At last, our verification is scalable in the sense that we can verify a $N \times N$ round-robin arbiter by instantiating the parameterized proof script with the parameter N . Our experiments show that the parameter N can reach a modest size in industrial design.

A. Related work

Although the principles of round-robin arbitration are viewed as the most important technology of the global communications, there exist few published results addressing a thorough formal verification of a hardware design of a round-robin arbiter in an automated way. To our best knowledge, there are only a few cases that sidwape this topic in the literature, which is discussed below.

In [2], [12], Curzon formally verified the 4×4 fabric of the Fairisle switch by using the HOL theorem prover. As a core component of the switch, the arbiter is verified by describing the behavioral and the structural specifications of the arbiter and proving the HOL formula of the structure implying that of the behavior. The proof style is from bottom to up, the components of the arbiter are verified down to the gate level, and then the separated proofs were then combined to prove the correctness of the arbiter. As a component of the switch, the proofs of the arbiter itself are used to prove the correctness of the whole switch.

Chen et al. at Fujitsu Digital Technology Ltd exploited symbolic model checking to detect a design error in an ATM circuit [13]. Using SMV, they identified the design error by checking properties described in Computation tree logic (abbrev. CTL)[14]. In order to avoid state space explosion, they abstracted the data width of the addresses from 8 bits to 1 bit, and the number of addresses in the WAF (Write Address FIFO) from 168 to 5. However, due to the above reduction, the circuit model is too coarse, and some fine-grained properties cannot be checked. Therefore a more detailed (gate-level) model was needed for a thorough verification of ATM switch circuit.

Tahar et al. presented several techniques for modeling and formally verifying the Fairisle ATM switch fabric using multiway decision graphs (MDG) [15]. They modeled and verified the switch fabric at three levels of abstraction: behavior level, register transfer level (RTL), and gate level. In the first stage, they validated the high-level specification by checking specific safety properties that reflect the behavior of the fabric in its real life operating environment. Using the intermediate RTL model, they hierarchically completed the verification of the original gate-level implementation of the switch fabric against the behavioral specification. Since MDG avoided model explosion induced by data values, this work demonstrates the effectiveness of MDG-based verification as an extension of Reduced Ordered Binary Decision Diagram (abbrev. ROBDD) based approaches [16].

Among the aforementioned work, the verification of round-robin arbitration is exhaustive in [2], [12] due to the strong

modeling and reasoning ability of HOL theorem proving. However, the use of HOL is interactive and requires much expertise to guide the verification process manually. Besides, the proofs were not scalable. That is to say, the proofs are only for the arbiter with 4×4 configuration size. When tracking the design changes and proving the properties of the arbiter with 16×16 configuration size, the original proof of the 4×4 arbiter must be fundamentally modified [17].

In contrast, the model checking approaches adopted by Chen et al. and Tahar et al. were automatic. Since the complexity of all the arbitration cases of the arbiter is $2^N \times N$ in the terms of the number of requests N , it would be difficult to verify the correctness of round-robin arbitration in a common Boolean value or first order value based model checker. Due to state space explosion, these model-checking work can not complete exhaustive exploration of arbitration cases in a reasonable time. For instance, in [15], the authors only verified a concrete routing case from input port 0 to output port 0 in Property 3. They did not verify all the routing cases.

To the best of our knowledge, little work has applied STE to the verification of the hardware design of components of network systems including the round-robin arbiter. Our work also demonstrates that STE/GSTE can be effectively applied in the verification of some control-dominated circuits (not data-dominated circuits such as memories or CAMs). No work has been done to apply GSTE to the verification of a response property before in the literature.

Note that this article is a revised and extended version of [18] that appears in the proceedings of IEEE 30th International Conference on Computer Design (ICCD2012). In this work, we added the verification of response property. At last, we also demonstrate how to generate interesting test patterns from STE (GSTE) assertions.

Presentation of the paper: In this work we use notations in function programming style to illustrate both our theory and implementation. Lemmas about lists, sets, etc., are polymorphic, and a function is usually defined in a curried form instead of a tupled form. That is, we often use the notation $f\ x\ y$ to stand for $f(x, y)$. The advantage of a curried function is to allow a partial function application [19]. For a pair (a, b) , we have $\text{fst } (a, b) \equiv a$ and $\text{snd } (a, b) \equiv b$. Some other notations are listed in Table I.

TABLE I
SOME IMPORTANT NOTATIONS

Notation	Value
$xs[0 : m]$	$[xs[0], \dots, xs[m]]$
$x : xs[0 : m]$	$[x, xs[0], \dots, xs[m]]$
$xs[0 : m] @ ys[0 : n]$	$[xs[0], \dots, xs[m], ys[0], \dots, ys[n]]$
$0 \text{ upto } i$	$[0, \dots, i]$
$xs_i\ (xs\ !\ i)$	$xs[i]$
$x \text{ mem } ls$	$x \in ls$
$\text{len } xs[0 : m]$	$m + 1$
$\text{last } xs[0 : m]$	$xs[m]$
$\text{flat } L$ $(L = [xs, ys, \dots])$	$xs @ ys @ \dots$
$\text{zip } xs[0 : m]\ ys[0 : m]$	$[(xs[0], ys[0]), \dots, (xs[m], ys[m])]$
$\text{map } f\ xs[0 : m]$	$[(f\ xs[0]), \dots, (f\ xs[m])]$

Boolean expression type is written as `bool`, which may be constructed as follows: `true`, `false`, `bvariable string` and `AND(\wedge)`, `OR(\vee)`, `NOT(\neg)`. Function `encode i width` encodes an integer i into a bit vector with length $width$. Another function `decode $vect$` transforms a boolean vector $vect$ to an integer. For instance, `encode 2 2 = [ff, tt]`, and `decode [ff, tt] = 2`.¹ Here, `ff` and `tt` are standard binary values which stand for false and true.

The remainder of this paper is organized as follows: Section II introduces the preliminary theory of round-robin arbitration of a switch fabric. Section III formalizes the STE specification of the round-robin arbitration in one round. Section IV uses GSTE to model check the sequential behaviors of the round-robin arbitration. Section V formalizes the response property. Section VII shows the experimental results. Section VIII concludes the paper.

II. BACKGROUND

A. $N \times N$ Switch Fabric and Arbitration

In this section, we first briefly introduce some background on a Switch Fabric and Arbitration problem.

A switch fabric, which is shown in Fig. 1, consists of three types of components: input port controllers, output port controllers and a switch fabric². Each input (output) port controller is connected to one input (output) link of the switch, and to the switching fabric. A cell arrives at an input port controller on an incoming transmission line. It then passes through the fabric and arrives at an output controller. The output port controller transmits the cell on its outgoing transmission line.




Fig. 1. An Overview of the Switch Fabric

The switch fabric switches cells from input controllers to output controllers. If different input controllers inject cells into the fabric at the same time which are destined for the same output port controller, then only one will initially succeed. The others will be rejected and must retry later. The fabric arbitrates between such cells.

In fact, there are N arbiters in $N \times N$ fabric switch, each of which is in charge of the arbitration for requests from all

¹In an encoding vector $vect$, the least significant bit is corresponding to the index 0, and the most significant bit $\text{len } vect - 1$. In the truth tables in section III, in order to follow the convention, we write the most significant bit firstly, then the second for the vector $grant$.

²This figure is taken from [2], which illustrated the Fairisle network. Here we generalize it to a $N \times N$ network switch.




Fig. 2. An Overview of the Arbiter

input ports which are destined for an output port. Because the structure of an arbiter is the same as that of any other one, we only analyze one arbiter. An overview of the structure of an arbiter design is shown in Fig. 2.

The arbiter enforces an arbitration policy for a single output port. It takes inputs as a request vector, $ItReq$, indicating which inputs are making requests for the output.

Its output is a grant vector which indicates the encoding of the input whose request is currently valid. For instance, $ltReq[0 : 3] = [tt, ff, tt, ff]$, and after one cycle of arbitration, the output changes to the following status: $grant[0 : 1] = [ff, ff]$. This means that the first and third input ports make requests, and the first input port is granted to transfer the data.

Round-robin is an important arbitration policy which is extensively adopted in network systems. In general, the request, which has the highest priority in round-robin order, will be granted in each cycle. We will explain formally the round-robin policy in the following sections. This policy guarantees fairness (no starvation) among requests and allows a request granted whose round-robin turn is later and who is ready now. The ready request will be granted at last if this request is kept ready. The worst-case waiting time of this request can also be predicted. This reliable prediction is another advantage of the round-robin policy. Obviously, this is a response property. The round-robin arbiter works as follows. In each cycle, one of the requests (in round-robin order) has the highest priority to be granted. If the token-holding master does not need the resource in this cycle, the master with the next highest priority who sends a request can be granted the resource, and the highest priority master then passes the token to the next master in round-robin order.

B. STE and GSTE

STE is a formal verification technique that is based on ternary symbolic simulation. In STE, specifications are given as assertions of the form $ant \rightsquigarrow cons$ where both ant and $cons$ are trajectory formulae. ant is called the antecedent, which specifies with symbolic values that are used to drive the simulation. $cons$ is called the consequent, which specifies the expected results of the simulation. An STE tool such as FORTE can automatically check whether a given circuit C satisfies a given STE assertion. If so, we write $\text{cktSat } C \text{ } ant \rightsquigarrow cons$.

Four values `ff`, `tt`, `X`, and `⊥` are used in STE simulation [4]. `ff` and `tt` have the same values as before. The third value `X` stands for an unknown value, while the fourth value `⊥` a clash value. Formally, we define $\mathbb{V} =_{df} \{ff, tt, X, \perp\}$.

The first concept is the circuit model used for STE. A circuit is modeled by a netlist, which is a set of nodes (or

wires) connected by logical entities such as gates and one-phase delays. Gates describe combinational logics deciding the relationship between values of nodes. Delays refer to all sequential elements which can keep a "state". A circuit state is an instantaneous snapshot of a circuit behavior given by an assignment of \mathbb{V} to nodes of the circuit.

Here we use a simple example to illustrate the concepts used in STE verification. Fig. 3 shows a netlist of 2-cell single-bit memory, which is modified from a GSTE tutorial [20].




Fig. 3. 2-cell single-bit memory

Let $write = \text{AndList}[ls1\ wr, din\ isB\ bD, a\ isB\ bA]$, $retain = \text{AndList}[wr\ isB\ bWr, \text{When}\ bWr\ (a\ isB\ \neg bA)]$, $read = \text{AndList}[ls0\ wr, a\ isB\ bA]$, $outResult = dout\ isB\ bD$. Here $ls1(ls0)\ wr$ simply specifies that the value of the node wr is $tt(ff)$, and $\text{AndList}\ fs$ is a conjunction of trajectory formulae list fs . When $b\ f$ specifies that only when the Boolean expression b is true, the trajectory formula f holds, otherwise all the nodes are set the value X . The notation $din\ isB\ bD$ simply abbreviates $\text{AndList}[\text{When}\ bD\ (ls1\ din), \text{When}\ \neg bD\ (ls0\ din)]$, which assigns a symbolic value bD to the node din . A novel trajectory formula $chaos$ is introduced here to represent a state where the values of all the nodes in the circuit are unknown. We also define $\text{Next}^1 f = \text{Next}\ f$, $\text{Next}^{N+1} f = \text{Next}(\text{Next}^N f)$. For notation convenience, we also introduce a syntactical abbreviation for symbolic value assignments to vectors: $ns\ bvAre\ bvs \equiv \text{AndList}(\text{map}\ isB\ (\text{zip}\ ns\ bvs))$.

Let $ant = \text{AndList}[write, \text{Next}\ retain, \text{Next}^2\ read]$, $cons = \text{Next}^2\ outResult$. The STE assertion $ant \rightsquigarrow cons$ specifies that if a value is written to a memory cell, and no other writes to the cell in the next cycle, then the read from the cell immediately later will return the value.

One of the main limitations of STE is that it can only deal with properties ranging over a finite number of time steps. Generalized Symbolic Trajectory Evaluation (GSTE) is an extension of STE that can deal with properties ranging over unbounded time [8], [9], [10]. In GSTE, specifications on circuits are given by assertion graphs, which are \forall -automata. Fig. 4 shows an assertion graph for the netlist in Fig. 3. This assertion graph specifies that if a value is written to a memory cell, and no other writes to the cell in the next cycle, then the read from the cell immediately will return the value.

An STE assertion such as the aforementioned one $ant \rightsquigarrow cons$ can be seen as a linear assertion graph shown as (b) in Fig. 5. While a GSTE assertion graph with loops such as Figure 4 can be seen as a collection of linear assertion graphs.




Fig. 4. GSTE assertion graph for memory cell




Fig. 5. STE assertions and GSTE assertion graphs

C. HOL specification of One Round-Robin Arbitration

This subsection is mainly taken from HOL specification of round-robin arbitration in the counterpart section in [2]. Given an indication of the last value selected, round robin arbitration returns the next highest value requested, with suitable wrap around from the highest possible request to the lowest.

```

let SUC_MODN N last =
  (last + 1 = N) => 0 | (last + 1);

letrec RoundRobin 0 requestSet last N = 0
/\ RoundRobin n requestSet last N =
  let tryNext = SUC_MODN N last in
  ((tryNext mem requestSet) => tryNext
  | RoundRobin (n - 1) requestSet tryNext N);

let RoundRobinArbiter N requestSet last =
  (requestSet = []) => NORESULT |
  (RESULT (RoundRobin N requestSet last N));

```

The round-robin arbitration is specified by the function `RoundRobinArbiter` which has several arguments: the number of input ports, N ; a list giving the input ports making requests, `requestSet`; and the last successful input port in the previous arbitration. It returns either an indication that it cannot make a selection if the request set is empty (`NORESULT`); otherwise it returns the result of the round robin arbitration. A result is of a datatype defined as follows:

`ROUNDTYPE = NORESULT | RESULT int`

The function `RoundRobin` is called in `RoundRobinArbiter`. It tries successively higher values above the last successful request until it finds a proper request in the request set. It is defined in terms of a counter ensures that the function does terminate. Provided that the counter is initially set the value of the highest request possible and the request set is not empty, it will not terminate until a result is obtained.

For instance, for an arbitrator of the 4×4 switch fabric, the last successful input port number in the previous arbitration is 0, and the current request set is [0,2,3], we call `RoundRobinArbiter 4 [0,2,3] 0=2`, which returns 2 as the result in the current round of arbitration.

The function `RoundRobinArbiter` gives a good explanation on round-robin arbitration in mathematical notation in the sense that a request and a grant result are represented by an integer and request set an integer set. However, this notation is far away from the structure of the arbiter shown in Fig. 2. For instance, request sets are represented by a vector of inputs $req_0 - req_3$ and the number of the granted input port is encoded in a vector in Fig. 2. We need to give another specification which considers more details of hardware implementation of the arbiter.

```
let RequestsToArbitrate 0 reqVect = []
/\RequestsToArbitrate n reqVect =
  (reqVect ! (n-1)) =>
    ([n-1] union (RequestsToArbitrate (n-1) reqVect))
  |RequestsToArbitrate (n-1) reqVect
```

The argument of `requestSet` in the function `RoundRobinArbiter` is a list of integer numbers. However, the request set is represented by the Boolean values of a request vector in the hardware implementation of the arbiter. Let `reqVect` be a Boolean vector with each bit indicating whether a corresponding input is making a request, `RequestsToArbitrate` returns the set of requests by scanning each bit in turn. If it holds the value `tt`, then its position number is added to the request set. For instance, let `reqVect[0 : 3] = [tt, ff, tt, tt]`, then `RequestsToArbitrate 4 reqVect = [0, 2, 3]`.

```
let SucessfulInput last reqVect =
  (let requestSet =
    RequestsToArbitrate (len req) reqVect in
   RoundRobinArbiter (len req) requestSet last)

let GrantForOut reqVect grantVect =
  let sucIn = SucessfulInput (decode grantVect) reqVect in
  (sucIn = NORESULT) => grantVect
  |(val (RESULT result = sucIn) in
    encode (len grantVect) result))
```

Giving a `grantVect` indicating the value of the last successful input port in the previous arbitration, and `reqVect` be a Boolean vector with each bit indicating whether a corresponding input is making a request, `GrantForOut reqVect grantVect` first converts `grantVect` to an integer, then calls `SucessfulInput` to compute the successful input, and converts the integer result to another Boolean vector, which encodes the result of this arbitration. For instance, let `reqVect[0 : 3] = [tt, ff, tt, tt]`, `grantVect[0 : 1] = [ff, ff]`, then `GrantForOut reqVect grantVect[0 : 1] =`

TABLE II
TERNARY-VALUED TRUTH TABLE OF THE ROUND-ROBIN ARBITER

req0	req1	req2	req3	grant ₀	grant ₁	grant' ₀	grant' ₁
X	ff	ff	ff	ff	ff	ff	ff
X	tt	X	X	ff	ff	tt	ff
X	ff	tt	X	ff	ff	ff	tt
X	ff	ff	tt	ff	ff	tt	tt
ff	X	ff	ff	tt	ff	tt	ff
X	X	tt	X	tt	ff	ff	tt
X	X	ff	tt	tt	ff	tt	tt
tt	X	ff	ff	tt	ff	ff	ff
ff	ff	X	ff	ff	tt	ff	tt
X	X	X	tt	ff	tt	tt	tt
tt	X	X	ff	ff	tt	ff	ff
ff	tt	X	ff	ff	tt	tt	ff
ff	ff	ff	X	tt	tt	tt	tt
tt	X	X	X	tt	tt	ff	ff
ff	tt	X	X	tt	tt	tt	ff
ff	ff	tt	X	tt	tt	ff	tt

[ff, tt] which denotes that `reqVect[2]` is granted.

III. STE SPECIFICATION OF ONE ROUND OF THE ROUND-ROBIN ARBITRATION

According to the above discussion, we can show the truth table of the round-robin arbitration function in Table II, which is corresponding to one round of round-robin arbitration `GrantForOut req grant`. Here `req` stands for a vector `req0 - req3`, and `grant` a vector of `grant0, grant1`. The returned result is another vector `grant'0, grant'1`. This is also the base of the implementation of the logics of the arbitration. Among the six arguments, `req0 - req3` stand for four request inputs, and `grant0, grant1` for the encoding of the granted request in the previous arbitration round. `grant'0, grant'1` are the outputs to indicate the encoding vector of the number of the granted ports. Here we omit the other inputs `frameStart`, `routeEnable` and `reset` of the arbiter, which is not the main factors affecting the state space. This table is a typical use of the special value `X`, which significantly reduces the size of the truth-table and the synthesis size of the logic of the arbiter.

Note that this truth-table is exhaustive, which explores all the cases of the input patterns. Here we briefly analyze why the truth-table is exhaustive. Note that we have to analyze all the possible boolean assignments for the nodes `grant0, grant1`, namely, `X` is not used to assign the value of the two nodes. `X` value is mainly used for value assignments of the nodes `req0 - req3`. For instance, when (a) `grant0 = ff` and `grant1 = ff`, then we have either (0) `req1 = ff ∧ req2 = ff ∧ req3 = ff`, or (1) `req1 = tt`, or (2) `req2 = tt`, or (3) `req3 = tt`. The four cases are corresponding to lines from the first one to the fourth one in the table II, and also list all the possible cases when `grant0 = ff`, and `grant1 = ff`. In case (0), the input value of `req0` is not cared by us because the arbitration value of `grant'0` and `grant'1` will be the same as `grant0` and `grant1` respectively in both input cases `req0 = ff` and `req0 = tt`. In case (1), `req1` is the highest priority request in the current round, and will be granted immediately once `req1 = tt`. Therefore, the values assignments for the nodes `req2`, and `req3` are not cared by us. In case (2), `req2` is the highest priority request in the

TABLE III
AN STE ASSERTION FOR ONE-ROUND ARBITRATION

constr_0_0	=	$\neg \text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \neg \text{req}V_1 \wedge \neg \text{req}V_2 \wedge \neg \text{req}V_3$
constr_0_1	=	$\neg \text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \text{req}V_1$
constr_0_2	=	$\neg \text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \neg \text{req}V_1 \wedge \text{req}V_2$
constr_0_3	=	$\neg \text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \neg \text{req}V_1 \wedge \neg \text{req}V_2 \wedge \text{req}V_3$
constr_1_1	=	$\text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \neg \text{req}V_2 \wedge \neg \text{req}V_3 \wedge \neg \text{req}V_0$
constr_1_2	=	$\text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \text{req}V_2$
constr_1_3	=	$\text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \neg \text{req}V_2 \wedge \text{req}V_3$
constr_1_0	=	$\text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \neg \text{req}V_2 \wedge \neg \text{req}V_3 \wedge \text{req}V_0$
constr_2_2	=	$\neg \text{grant}V_0 \wedge \text{grant}V_1 \wedge \neg \text{req}V_1 \wedge \neg \text{req}V_3 \wedge \neg \text{req}V_0$
constr_2_3	=	$\neg \text{grant}V_0 \wedge \text{grant}V_1 \wedge \text{req}V_3$
constr_2_0	=	$\neg \text{grant}V_0 \wedge \text{grant}V_1 \wedge \neg \text{req}V_3 \wedge \text{req}V_0$
constr_2_1	=	$\neg \text{grant}V_0 \wedge \text{grant}V_1 \wedge \text{req}V_1 \wedge \neg \text{req}V_3 \wedge \neg \text{req}V_0$
constr_3_3	=	$\text{grant}V_0 \wedge \text{grant}V_1 \wedge \neg \text{req}V_1 \wedge \neg \text{req}V_2 \wedge \neg \text{req}V_0$
constr_3_0	=	$\text{grant}V_0 \wedge \text{grant}V_1 \wedge \text{req}V_0$
constr_3_1	=	$\text{grant}V_0 \wedge \text{grant}V_1 \wedge \text{req}V_1 \wedge \neg \text{req}V_0$
constr_3_2	=	$\text{grant}V_0 \wedge \text{grant}V_1 \wedge \neg \text{req}V_1 \wedge \text{req}V_2 \wedge \neg \text{req}V_0$
cons ₀	=	When constr_0_0 (AndList[Is0 grant ₀ , Is0 grant ₁])
cons ₁	=	When constr_0_1 (AndList[Is1 grant ₀ , Is0 grant ₁])
cons ₂	=	When constr_0_2 (AndList[Is0 grant ₀ , Is1 grant ₁])
cons ₃	=	When constr_0_3 (AndList[Is1 grant ₀ , Is1 grant ₁])
cons ₄	=	When constr_1_1 (AndList[Is1 grant ₀ , Is0 grant ₁])
cons ₅	=	When constr_1_2 (AndList[Is0 grant ₀ , Is1 grant ₁])
cons ₆	=	When constr_1_3 (AndList[Is1 grant ₀ , Is1 grant ₁])
cons ₇	=	When constr_1_0 (AndList[Is0 grant ₀ , Is0 grant ₁])
cons ₈	=	When constr_2_2 (AndList[Is0 grant ₀ , Is1 grant ₁])
cons ₉	=	When constr_2_3 (AndList[Is1 grant ₀ , Is1 grant ₁])
cons ₁₀	=	When constr_2_0 (AndList[Is0 grant ₀ , Is0 grant ₁])
cons ₁₁	=	When constr_2_1 (AndList[Is1 grant ₀ , Is0 grant ₁])
cons ₁₂	=	When constr_3_3 (AndList[Is1 grant ₀ , Is1 grant ₁])
cons ₁₃	=	When constr_3_0 (AndList[Is0 grant ₀ , Is0 grant ₁])
cons ₁₄	=	When constr_3_1 (AndList[Is1 grant ₀ , Is0 grant ₁])
cons ₁₅	=	When constr_3_2 (AndList[Is0 grant ₀ , Is1 grant ₁])
ant	=	AndList[grant bvAre grantV, req bvAre reqV]
cons	=	AndList[cons ₀ , cons ₁ , ..., cons ₁₅]
assert	=	ant \leadsto Next cons

current round if $\text{req}_1 = \text{ff}$, and will be granted immediately. Therefore, the values assignments for the nodes req_3 are not cared by us. In case (3), req_3 is the highest priority request in the current round if $\text{req}_1 = \text{ff}$ and $\text{req}_2 = \text{ff}$, and will be granted immediately.

Similarly, we can analyze the cases of the other boolean assignments for the nodes $\text{grant}_0, \text{grant}_1$. In fact each of these cases is symmetric to case (a) in some sense. For instance, the input assignments for nodes $\text{req}_0 - \neg \text{req}_3$ can also be divided into four subcases in the case where $\text{grant}_0 = \text{tt}$ and $\text{grant}_1 = \text{ff}$, each of which is corresponding to the counterpart one in the case (a) by shifting the input assignments for nodes $\text{req}_0 - \neg \text{req}_3$ by one bit in the right direction in Table II. At last, we analyze the complexity of the verification in the term of the number of requests N . The number of all the Boolean simulation cases is $2^N \times N$, however that of the ternary valued simulation cases is only $N \times N$ with the help of the X value assignments. Notice that this is a substantial decrease at the exponential scale.

According to table II, we can easily write an STE assertion, as shown in table III:

Here grant is the vector of nodes $[\text{grant}_0, \text{grant}_1]$, $\text{grant}V$ the vector of symbolic values $[\text{grant}V_0, \text{grant}V_1]$, req the vector of nodes $[\text{req}_0, \dots, \text{req}_3]$, $\text{req}V$ the vector of symbolic values $[\text{req}V_0, \dots, \text{req}V_3]$. In FORTE, a node is

simply of type string. The antecedent ant simply assigns symbolic values to the corresponding nodes. For instance, node grant_0 is assigned the symbolic value $\text{grant}V_0$. The consequent is a conjunction of trajectory formulae, each of which is a guarded formula of the form When constr_i cons_i and corresponding to each line of the truth table listed in Table II. The assertion assert is an STE assertion which should be satisfied by one run arbitration of the 4×4 round-robin arbiter. For such an STE assertion, we can directly run the tool FORTE to verify it.

According to Table III, test patterns can be generated according to the STE assertion. A guard condition can be selected by some strategy, and an assignment to the inputs and registers are created automatically. For instance, the guard $\text{constr}_0_2 = \neg \text{grant}V_0 \wedge \neg \text{grant}V_1 \wedge \neg \text{req}V_1 \wedge \text{req}V_2$ can be used to automatically to create a test pattern $[\text{grant}_0 \mapsto \text{ff}, \text{grant}_1 \mapsto \text{ff}, \text{req}_1 \mapsto \text{ff}, \text{req}_2 \mapsto \text{tt}]$. According to the corresponding guarded consequent, the desired output in the next time $[\text{grant}_0 \mapsto \text{ff}, \text{grant}_1 \mapsto \text{tt}]$ can also be generated. This can be taken as a typical test pattern to test the arbitration function of the arbiter, whose wave form is shown in Fig. 6:




Fig. 6. A test pattern for one round arbitration of the Arbiter

IV. GSTE SPECIFICATION OF THE SEQUENTIAL BEHAVIORS OF THE ARBITER

In Table II, we only list the arbiter's behavior in one round. In fact, its behavior is a typically sequential, or reactive. It will accept the requests and make arbitration in each cycle. The sequential behavior can be precisely captured by the following GSTE assertion graph in Fig.7.

The edge from init to v_0 stands for the reset action which sets the initial value of the register $\text{grant}_0, \text{grant}_1$ ff respectively. The node v_0 is corresponding to the state where $\text{grant}_0 = \text{ff}, \text{grant}_1 = \text{ff}$, the edge (v_0, v_1) stands for the transition from state v_0 to v_1 where $\text{grant}_0 = \text{tt}, \text{grant}_1 = \text{ff}$. The antecedent of the transition is trans_0_1 which sets

TABLE IV
ANTECEDENTS OF THE GSTE SPECIFICATION IN FIG. 7

```

let trans_0_1 = AndList[Is1 req1];
let trans_0_2 = AndList[Is0 req1, Is1 req2];
let trans_0_3 = AndList[Is0 req1, Is0 req2, Is1 req3];
let trans_0_0 = AndList[Is0 req1, Is0 req2, Is0 req3];
let trans_1_2 = AndList[Is1 req2];
let trans_1_3 = AndList[Is0 req2, Is1 req3];
let trans_1_0 = AndList[Is0 req2, Is0 req3, Is1 req0];
let trans_1_1 = AndList[Is0 req2, Is0 req3, Is0 req0];
let trans_2_3 = AndList[Is1 req3];
let trans_2_0 = AndList[Is0 req3, Is1 req0];
let trans_2_1 = AndList[Is0 req3, Is0 req0, Is1 req1];
let trans_2_2 = AndList[Is0 req3, Is0 req0, Is0 req1];
let trans_3_0 = AndList[Is1 req0];
let trans_3_1 = AndList[Is0 req0, Is1 req1];
let trans_3_2 = AndList[Is0 req0, Is0 req1, Is1 req2];
let trans_3_3 = AndList[Is0 req0, Is0 req1, Is0 req2];

```




Fig. 7. GSTE specification of the Arbiter

req_1 tt, and doesn't care the values of any other inputs. At state v_0 , once the inputs $req_1 - req_3$ are set ff, the state $grant_0 = ff, grant_1 = ff$ will hold. This is captured by the self-loop (v_0, v_0) whose antecedent is $trans_{0_0}$. Here we omit the consequents below each edge in the graph because they only specify the values of nodes $grant_0, grant_1$ respectively. These values are implicitly indicated by the state nodes which the edges come from.

Similarly, we can analyze the other states and transitions. Furthermore, we can generate interesting test patterns to test the above sequential behaviors of the arbiter. Starting from the initial vertex, a path with some length l can be generated by randomly walking. The randomness lies in the strategy to select the next node is random if a successor of the current node exists. If there is no successor from current node, the walking is finished. A typical test pattern of the sequential behavior is shown in Fig. 8:

In this test pattern, at time point 1, the $grant$ variables are reset, then they are both set high at time point 3 because only




Fig. 8. A test pattern for the sequential behaviors of the Arbiter

request req_3 is high and the other requests (req_1 and req_2), which have higher priority than req_3 , are set low; then $grant_1$ will be high and $grant_0$ low at time point 5 because req_2 is high and req_0 and req_1 are both low; at time point 7, $grant$ does not change because all of req_0, req_1 , and req_3 are low. At time point 9, $grant_1$ and $grant_0$ are both set high because req_3 is high and has the highest priority.

V. GSTE SPECIFICATION OF THE RESPONSE PROPERTY OF THE ARBITER

For the 4 round-robin arbiter, a running state of arbiter is determined by the state variable vector $grant$. Therefore we sometimes call a state by the decoding number of value of the $grant$ vector at the state in the following part of this subsection. For instance, If we call a state 2, we mean that the decoding number of the value of the $grant$ vector of the arbiter is 2.

In this part, we will introduce how to model the response property of the arbiter. This property specifies that once a request req_i is set high from a state i and kept high, then the request will be granted after several cycles. The worst-case waiting time for the request to be granted can also be predicted. Before we formally define the response property by GSTE assertion graphs, we give two examples to illustrate the response property.

Example 1: Consider a state where the value of $grant$ is [tt, ff], which means that the last request granted is req_1 , if the request req_3 is set high and kept high, then the request will be granted (or the value of $grant$ is set [tt, tt]) after at most 2 cycles. Namely, the worst-case waiting time for this request to be granted is 2.

Example 2: Consider a state where the value of $grant$ is [ff, tt], which means that the last request granted is req_2 , if the request req_2 is set high again and kept high, then the request will be granted (or the value of $grant$ is set [ff, tt] again) after at most 4 cycles. Namely, the worst-case waiting time for this request to be granted is 4.

We can formally model the two response properties in two GSTE graphs, which are shown in Fig. 9 and Fig. 10. Let us explain the reason why the two assertion graphs can naturally specify the response properties.

In each of the GSTE assertion graphs, there is a state where the decoding value of $grant$ vector is set as some integer s

TABLE V
ANTECEDENTS AND CONSEQUENTS OF GSTE SPECIFICATION IN FIG. 9

```

let rst = Is1 reset;
let antSet = AndList [ls0 req0, ls1 req1, ls0 req2, ls0 req3]
let ants_vSet_2 = AndList[Is1 req3, Is1 req2];
let ants_vSet_3 = AndList[Is1 req3, Is0 req2];
let ants_2_3 = AndList[Is1 req3];
let cons_3 = AndList[Is1 grant0, Is1 grant1];

```




Fig. 9. STE specification of the response property in Example 1

and the request req_j is set high and kept high until this request req_j is granted. There are four distinguishing features in the graphs:

- (1) The first edge ($vInit, vRst$) represents an action of reset, and the second edge ($vRst, vSet$) sets the state of the arbiter to some initial value. For Fig. 9, in order to set the initial value of state variable vector $grant$ [tt, ff], we simply set the simulation constraint by setting the antecedent of edge ($vRst, vSet$) as $AndList$ [ls0 req_0 , ls1 req_1 , ls0 req_2 , ls0 req_3], which means that only request req_1 is set high and the others are set low. Thus the request req_1 will be granted immediately, and the grant vector will be set

TABLE VI
ANTECEDENTS AND CONSEQUENTS OF GSTE SPECIFICATION IN FIG. 10

```

let rst = Is1 reset;
let antSet = AndList [ls0 req0, ls0 req1, ls1 req2, ls0 req3]
let ants_vSet_3 = AndList[Is1 req2, Is1 req3];
let ants_vSet_0 = AndList[Is1 req2, Is0 req3, Is1 req0];
let ants_vSet_1 = AndList[Is1 req2, Is0 req3, Is0 req0, Is1 req1];
let ants_vSet_2 = AndList[Is1 req2, Is0 req3, Is0 req0, Is0 req1];
let ants_3_0 = AndList[Is1 req2, Is1 req0];
let ants_3_1 = AndList[Is1 req2, Is0 req0, Is1 req1];
let ants_3_2 = AndList[Is1 req2, Is0 req0, Is0 req1,];
let ants_0_1 = AndList[Is1 req2, Is1 req1];
let ants_0_2 = AndList[Is1 req2, Is0 req1];
let ants_1_2 = AndList[Is1 req2];
let cons_2 = AndList[Is0 grant0, Is1 grant1];

```




Fig. 10. GSTE specification of the response property in Example 2

[tt, ff] accordingly.

- (2) There is a node list seq which represents the state which may be reached from node $vSet$ by granting requests in a descending priority order. Let $seq' = ([vSet]@seq)$, for any two indices k, h such that $0 \leq k < h < \text{len } seq'$, there is an edge (seq'_k, seq'_h) whose antecedent must include a formula $ls1 req_j$, which means that the request req_j is kept high in the simulation steps. The edge (seq'_k, seq'_h) represents a simulation step where a request $req_{seq'_h}$ is granted from state node seq'_k . In Fig. 9 and Fig. 10, seq is [2, 3] and [3, 0, 1, 2] respectively. In Fig. 9, the edge ($vSet, 3$) represents a simulation step whose constraint is $AndList$ [ls0 req_2 , ls1 req_3], while (2, 3) a simulation step whose constraint is $AndList$ [ls1 req_3].
- (3) The last element of the list seq' represents a state after req_j is granted. It is connected with any other node v in seq' by an edge. From this state node, we can test the value of $grant$ by an edge which is from it to end whose consequent assigns the decoding number of j to $grant$. This means that the request req_j is granted at last. In Fig. 9 and Fig. 10, the last nodes of seq' are labeled by 3 and 2 respectively.
- (4) The edges starting from each node in seq' except the last one should include all possible one-simulation step patterns under the constraint $req_j = tt$. That is to say, the simulation should exhaustively enumer-

TABLE VII

TERNARY-VALUED TRUTH TABLE OF ONE STEP SIMULATION CASES FROM STATE $vSet$ UNDER THE CONSTRAINT $req_3 = tt$ IN FIG. 9

req0	req1	req2	req3	grant ₀	grant ₁	grant' ₀	grant' ₁
X	X	tt	tt	tt	ff	ff	tt
X	X	ff	tt	tt	ff	tt	tt

TABLE VIII

TERNARY-VALUED TRUTH TABLE OF ONE STEP SIMULATION CASES FROM STATE $vSet$ UNDER THE CONSTRAINT $req_2 = tt$ IN FIG. 10

req0	req1	req2	req3	grant ₀	grant ₁	grant' ₀	grant' ₁
X	X	tt	tt	ff	tt	tt	tt
tt	X	tt	ff	ff	tt	ff	ff
ff	tt	tt	ff	ff	tt	tt	ff
ff	ff	tt	ff	ff	tt	ff	tt

ate all possible input patterns under the constraint $req_j = tt$. For instance, for the node $vSet$ in Fig. 9, $(vSet, 2)$ and $(vSet, 3)$ represent exhaustive input patterns from a state in one-simulation step which starts from the state $vSet$, as shown in Table VII. Although there are only two rows, Table VII lists all input patterns under the constraints $req_3 = tt$ and $grant = [tt, ff]$. Under the two constraints, we only need to care the value of the input req_2 because the values of req_0 and req_1 have the lower priority than req_3 and will not affect the simulation. A more complicated example is shown in Table VIII, which stands for all possible one-simulation step patterns which starts from the state $vSet$ in Fig. 10.

Requirements (2)(3)(4) guarantee that for any simulation sequence starting from $vSet$, $grant$ vector will be eventually changed into the decoding value of j once the request req_j is set high and kept high. The worst-case waiting time for the request req_j to be granted is the length of the longest path from $vSet$ to the last element of seq . Therefore, GSTE graphs such as Fig. 9 and Fig. 10 accurately capture the meaning of the response property of the round-robin arbiter.

Similarly, test patterns for testing the response property can also be generated by setting the length of a path with the number of requests. A typical test pattern is shown in Fig. 11:




Fig. 11. A test pattern for the response property of the Arbiter

In this test pattern, we will try to test at state where

TABLE IX

STE ASSERTION OF A $N \times N$ ROUND-ROBIN ARBITER

```

letrec constrOfReq [] [] = T
/\constrOfReq (v : vs) (symbVs : symbVs) =
  ((v = X) => constrOfReq vs symbVs |
   (v = tt) => symbV ^ (constrOfReq vs symbVs) |
   (¬symbV) ^ (constrOfReq vs symbVs))

let consConstrIJ width N symbReqs grant grantV i 0 =
  let last = encode i width in
  let newLast = encode i width in
  let reqV' = map (\k.(k = i) => X|ff)(0 upto (N-1)) in
  let reqConstr = constrOfReq reqV' symbReqs in
  (grant bvAre newLast, (grantV bvEq last) ^ (reqConstr))
/\consConstrIJ width N symbReqs grant grantV i j =
  let last = (encode i width) in
  let j' = (i + j) % N in
  let newLast = encode j' width in
  let negReqs = 1 upto (j - 1) in
  let negReqs = map (\k.(k + i) % N) negReqs in
  let reqV' = map (\k.(mem k negReqs) => ff |
    (k = j') => tt | X)
    (0 upto (N-1)) in
  let reqConstr = constrOfReq reqV' symbReqs in
  (grant bvAre newLast,
   (grantV bvEq last) ^ (reqConstr))

let consConstrI width N symbReqs grant grantV i =
  map (\j.consConstrIJ width N symbReqs grant
    grantV i j)(0 upto (N-1))
let vect2Val vect = map(\str.bvariable str) vect

let STEAssert grant req width N =
  let reqV = vect2Val req in
  let grantV = vect2Val grant in
  let Ant = AndList [grant bvAre grantV, req bvAre reqV] in
  let consConstrs = flat (map
    (\k.consConstrI width N reqV grant grantV k)
    (0 upto (N-1))) in
  let consCons = map
    (\apair. (Guard (snd apair) (fst apair)))
    consConstrs in
  Ant ~> (Next (AndList consCons))

```

$grant$ are $[grant_0 \mapsto tt, grant_1 \mapsto ff]$, and can request req_0 be granted if it holds. At time point 1, the $grant$ variables are reset, then they are both set the initial state $[grant_0 \mapsto tt, grant_1 \mapsto ff]$ at time point 3. From time point 4, the request req_0 are held until it is granted. In this test case, req_0 is granted after req_2 is granted firstly.

VI. PARAMETERIZED VERIFICATION SCRIPT OF A $N \times N$ ROUND-ROBIN ARBITER

For a $N \times N$ round-robin arbiter, we can construct a corresponding STE assertion and GSTE assertion graphs for the aforementioned one-round arbitration and sequential behavior and response property correspondingly.

A. STE Assertion of a $N \times N$ Round-Robin Arbiter

An STE assertion of a $N \times N$ Round-Robin arbiter is shown in Table IX. Suppose that vs is a vector of ternary values, and $symbVs$ a vector of symbolic values. According to vs , $constrOfReq\ vs\ symbVs$ returns a conjunction of literals according to the ternary values in vs , which is used to define the boolean guard of $constr_i_j$ for some $i, j < N$,

TABLE X
GSTe ASSERTION GRAPH OF A $N \times N$ ROUND-ROBIN ARBITER

```

let transIJ i 0 width N req =
  (i, i,
   AndList ((map Is0 (req subtract [req!i])),
    (grant bvAre (encode i width))))
/\ transIJ i j width N req =
  let j' = (i + j)%N in
  let negReqs = 1 upto (j - 1) in
  let negReqs = map (\k.req!k + i)%N negReqs in
  let ant = AndList ((map Is0 negReqs)
    union [Is1 (req!j')]) in
  let newLast = (encode i width) in
  let cons = (grant bvAre newLast) in
  (i, j', ant, cons);

let transFromI WIDTH req i =
  let NUM_PORTS = 2 * WIDTH in
  map (\j.transIJ i j WIDTH NUM_PORTS req)
    (0 upto (NUM_PORTS - 1));

let transFrom WIDTH req =
  let NUM_PORTS = 2 * WIDTH in
  flat (map (transFromI width req) (0 upto (NUM_PORTS - 1)));
let ag WIDTH req =
  let initEdge = (0, 1, Is1 "reset") in
  initEdge@
  (map (\(from, to, ant, cons).
    (from + 1, to + 1, ant, cons)) transFrom WIDTH req);

```

which is shown in Table III. One literal is either symbVs_i or $\neg \text{symbVs}_i$ for some $i < \text{len } \text{symbVs}$. For instance, $\text{constrOfReq } [X, \text{tt}, \text{ff}, \text{ff}] \text{ reqV} = \text{reqV}_1 \wedge \neg \text{reqV}_2 \wedge \neg \text{reqV}_3$.

$\text{consConstrIJ width } N \text{ reqVs grant grantV } i \text{ } j$ returns a pair to construct one conjunct item in the consequent. The first element is a trajectory formula assigning new values to the *grant* vector after one arbitration. The second one is a guard $\text{constr_i_}((i + j)\%N)$ for some $i, j < N$, which is shown as Table III. For instance, $\text{consConstrIJ } 2 \ 4 \ \text{reqV } \text{grant } \text{grantV } 1 \ 1 = (\text{AndList } [\text{Is0 } \text{grant}_0, \text{Is1 } \text{grant}_1], \text{grantV}_0 \wedge \neg \text{grantV}_1 \wedge \text{reqV}_2)$.

B. GSTe Assertion Graph of Sequential Behaviors of a $N \times N$ Round-Robin Arbiter

A GSTe assertion of a $N \times N$ Round-Robin Arbiter is shown in Table X. Here $\text{transIJ } i \text{ } j \text{ width } N$ describes a state transition from state i to $(i + j)\%N$, where $N = 2^{\text{width}}$ is the number of the input ports and *width* is the width of the bit vector which is needed to encode the number. $\text{transFromI width } i$ generates all the edges starting from state i . The whole assertion graph is simply all the transition edges from each state i in addition to the *init* edge which is the reset transition. A GSTe specification on the arbiter with $N \times N$ configuration size is precisely captured by assertion graph ag width req .

C. GSTe Assertion Graph of Response Properties of a $N \times N$ Round-Robin Arbiter

Consider a running state s of a $N \times N$ Round arbiter, and a request req_j . In order to model the response property that

TABLE XI
GSTe ASSERTION GRAPH OF A $N \times N$ ROUND-ROBIN ARBITER'S RESPONSE PROPERTY

```

let prePriorList s j N =
  (s + 1)%N = j => [s + 1]
  [s + 1]@(prePriorList (s + 1) j N);

let modMap N i = i %N;

let priorList s j N = map (modMap N) (prePriorList s j N)
let constructIs0Ant L req =
  let mapf k = Is0 (req!k) in
  map mapf L

let ants h k seq req =
  let hkList = (h + 1) upto (k - 1) in
  let hkSeq = map (\i.seq!i) hkList in
  let is0Ants = constructIs0Ant hkSeq req in
  is0Ants@[Is1 (req!(seq!k))]
let consJ j N grant =
  let jCode = encode j N in
  let zipTwo = zip jCode grant in
  let mapf v = (fst v = ff) => Is0 (snd v) | Is1 (snd v)
  in map mapf zipTwo
let trans h k seq req j =
  (h, k, [Is1 (req!j)]@(ants h k seq req j), chaos)

let set s req =
  let L = 0 upto len (req - 1) in
  let f i = (i = s) => Is1 req!i | Is0 req!i
  in map f L

let responseAg N req grant s j =
  let rstEdge = (vInit, vRst, rst, chaos) in
  let setEdge = (vRst, vSet, set s req, chaos) in
  let seq' = [vSet]@(priorList s j N) in
  let transh h = map
    (\k.(trans h k seq' req j))
    ((h + 1) upto len seq' - 1) in
  let otherTrans = map (\h.transh h) (0 upto len seq' - 2)
  let lastEdge = (j, last, chaos, consJ j N grant)
  in [rstEdge, setEdge, lastEdge]@otherTrans

let allResponse N req grant =
  let L = 0 upto (N - 1) in
  let f s = map (responseAg N req grant s) L in
  flat (map f L)

```

the request req_j will be granted once it is set high and kept high from the state s , we introduce FL code, shown as Table XI:

Because the response property requires that req_j is set high and kept high, only some requests have a chance to be granted while the others have no such a chance. The above function $\text{priorList } s \text{ } j \text{ } N$ defines a list of requests in a descending priority order, which have a chance to be granted until req_j is granted.

According to the Round-Robin arbitration policy, the request $\text{req}_{(s+1)\%N}$ has the highest priority, so $(s + 1)\%N$ is the first element in $\text{priorList } s \text{ } j \text{ } N$. j is the last element of the list. The numbers of all the requests are included in $\text{priorList } s \text{ } j \text{ } N$ whose priority is not lower than req_j , and not higher than $\text{req}_{(s+1)\%N}$.

For instance, $\text{prePriorList } 1 \ 3 \ 4 = [2, 3]$, $\text{prePriorList } 2 \ 2 \ 4 = [3, 4, 5, 6]$, $\text{priorList } 1 \ 3 \ 4 = [2, 3]$, and $\text{priorList } 2 \ 2 \ 4 = [3, 0, 1, 2]$.

The above instances mean that for a 4×4 Round-Robin arbiter, for the state 1, if req_3 is set high and kept high, then only requests req_2 and req_3 can be granted until req_3 is granted; for state 2, if req_2 is set high and kept high, then all the requests have a chance to be granted until req_2 is granted.

For convenience, in a GSTE assertion graph which specifies the aforementioned response property, the first node, the second node, the third, and the last node are named $vInit$, $vRst$, $vSet$, and end which are not in $priorList\ s\ j\ N$. We directly use the numbers in $priorList\ s\ j\ N$ to name the other state nodes, which can be reached from the state node $vSet$. For instance, in Fig. 9, we use 2 and 3 to name the state node which can be reached from $vSet$ respectively. Notice that the state number k is just the number of the request which is granted from a previous node by granting the request req_k , and is also the decoding number of the *grant* vector at that state.

$priorList\ s\ j\ N$ is just the *seq* list which is defined in section V. Let $seq' = [vSet]@seq$. For any index h, k such that $0 \leq h < k < \text{len } seq'$, $\text{trans } h\ k\ seq'\ req$ defines a transition edge from seq'_h to seq'_k . Its antecedent is composed of two parts: $ls1\ req_j$ and $\text{ants } h\ k\ seq'\ req$. The latter model key simulation constraints which enable the transition from seq'_h to seq'_k . Formally, $\text{ants } h\ k\ seq'\ req = \text{AndList}[ls0\ req_{seq'_{h+1}}, \dots, ls0\ req_{seq'_{k-1}}, ls1\ req_{seq'_k}]$, which specifies that $req_{seq'_k}$ is set high, and $req_{seq'_l}$ is set low for any l such that $h < l < k$. For instance, in Fig. 9, $seq' = [vSet]@[2, 3]$, then $\text{ants } 0\ 2\ seq'\ req = \text{AndList}[ls0\ req_2, ls1\ req_3]$. Recall that $seq'_0 = vSet$, $seq'_1 = 2$, and $seq'_2 = 3$ here.

For any index $0 \leq h < \text{len } seq' - 1$, $\text{trans } h$ represents all the transitions from a non-terminal node seq'_h , which exhaustively enumerate all possible input patterns in one-simulation step from the state seq'_h under the constraint req_j is set high. From the state, only requests $req_{seq'_{h+1}}, \dots, req_{seq'!(\text{len } seq' - 1)}$ can be granted, the antecedents $\text{ants } h\ (h + 1)\ seq'\ req, \dots, \text{ants } h\ (\text{len } seq' - 1)\ seq'\ req$ just enumerate simulation constraints to grant the corresponding request. Therefore the parameterized GSTE graph satisfies the requirement (4) for the exhaustive simulation from any node except the last one.

The last element of seq' , $seq'!(\text{len } seq' - 1)$, is just j . The state j is connected with any other element state node in seq' because there is a transition $(seq'_h, seq'_{\text{len } seq' - 1})$ for any $0 \leq h < \text{len } seq' - 1$. Besides, there is an edge *lastEdge* from it to the *end* node whose consequent tests whether the decoding number of *grant* vector is j .

rstEdge and *setEdge* are simply edges for actions of reset and initializing values. *otherTrans* are the other transitions, each of which models a transition from a node in seq' except the last element of seq' . The GSTE graph for the response property is simply the combination of $[rstEdge, setEdge, lastEdge]$ and *otherTrans*.

$\text{allResponse } N\ req\ grant$ checks whether the response property $\text{responseAg } N\ req\ grant\ s\ j$ hold for all states s and requests j . Notice that the evaluation of $\text{responseAg } N\ req\ grant\ s\ j$ and $\text{responseAg } N\ req\ grant\ s'\ j'$ are independent of each other if $s \neq s'$ or $j \neq j'$. Therefore we can divide the

TABLE XII
EXPERIMENTS

N	GSTe		STe		RESPONSE GSTe	
	time sec.	memory MB	time sec.	memory MB	time sec.	memory MB
8	0.1	12.3	0.02	8.2	1.7	17.8
16	1.2	19.2	0.05	10.3	35.2	22.8
32	34.2	50.5	0.34	20.8	1274.1	83.7
64	1217.9	361.3	4.43	73.0	99982.9	366.5

verification task of $\text{allResponse } N\ req\ grant$ into subtasks and distribute them into different machines to verify when N become greater. Another interesting point is the symmetry between the subproblems $\text{responseAg } N\ req\ grant\ s\ j$ and $\text{responseAg } N\ req\ grant\ s'\ j'$ for some s, s', j, j' . For instance, assertion graph $\text{responseAg } N\ req\ grant\ 0\ 6$ and $\text{responseAg } N\ req\ grant\ 1\ 7$ are symmetry to each other³. Therefore it is enough for us to verify the cases where $s = 0$ for all $0 \leq j < N$. We can apply the symmetry reduction technique used in [22], [23] to reduce the complexity of verification further.

VII. EXPERIMENTS

We have done experiments to verify the aforementioned STE assertions and the assertion graphs for arbiters with varying numbers of requests. The detail experimental codes and data, such as Verilog codes, BLIF codes of the arbiter circuits and verification scripts, can be referred in [21]. Table XII show the verification result for STE assertions for one round arbitration and GSTE assertion graphs for sequential behaviors of arbiters with different requests number N .

For the response property, we notice that the verification time consumed grows faster than the memory used. But this is not a big problem because the big verification task $\text{allResponse } N\ req\ grant$ can be divided and distributed if we have a parallel verification platform.

For a $N \times N$ round arbitrator, test patterns for all one-round arbitration, sequential test patterns with maximal length N to test the sequential behaviors and response property are generated. The wave forms of these test patterns can also be refereed from [21]. In fact, these test patterns are welcome very much by the hardware designers.

VIII. CONCLUSION

Round-robin arbitration is a very important routing scheme which is extensively used in real-world network systems such as ATM and NOC. Despite its extensive application, little work has given a thorough formal verification for the hardware design of a round-robin arbiter. The difficulty lies in the exhaustive simulations. Take one round arbitration of a $N \times N$ arbiter for example, the number of simulation cases is $2^N \times N$. However, we reduce the complexity in this work. Our approach is enhanced STE, which explores fully symbolic simulation for not only one round of round-robin arbitration, but also the sequential behaviors of the arbiter. Our approach enhances the

³Reader can refer to [21] for justifying the symmetry of the two assertion graphs.

simulation procedure in the sense that it is both exhaustive and effective. The key points which come from the ternary-value based abstraction not only reduce the number of input patterns from 2^N to N (or a number which is less than N) in a state, but also guarantee the exhaustive enumeration of simulation patterns. This approach effectively reduces the complexity of verification from exponential scale to linear scale. Another advantage of our approach is STE/GSTE, which are naturally oriented to the industrial verification because STE assertions or GSTE graphs can be easily understood and used by hardware engineers [20]. For instance, the GSTE graphs directly enumerate all state nodes and the transitions between state nodes. A state transition represents a simulation step. The antecedents and consequents clearly specify the input stimulus and the corresponding outputs in each simulation step. Our experiments demonstrate that the enhanced STE specification for real-world hardware design can be finished automatically in a reasonable time and memory usage.

During the cooperation with the hardware engineers in the NOC-networks, we are impressed that the importance of the test patterns, which are automatically generated from our STE(GSTE) specifications. These test patterns are the most interesting for the engineers. They have difficulty in understanding the formal specifications such as STE(GSTE) assertions. But they can easily understand the waveform which represents the test patterns. They study the boolean vector which are set the inputs, and compare the desired output values with the actual ones. That is to say, these test patterns are according with their intuition, then convince them the effectiveness of our verification approach.

REFERENCES

- [1] D. Ginsburg, *ATM: Solutions for Enterprise Internetworking*, 2nd ed. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 1999.
- [2] P. Curzon, "The formal verification of an atm network," in *Proceedings of the 13th Annual ACM Symposium on Principles of Distributed Computing*. ACM Press, August 1994, p. 392.
- [3] W. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," in *Design Automation Conference, 2001. Proceedings*, 2001, pp. 684 – 689.
- [4] C.-J. H. Seger and R. E. Bryant, "Formal verification by symbolic evaluation of partially-ordered trajectories," *Formal Methods in System Design*, vol. 6, no. 2, pp. 147–189, 1995.
- [5] J. O'Leary, X. Zhao, R. Gerth, and C.-J. H. Seger, "Formally verifying IEEE compliance of floating-point hardware," *Intel Technology Journal*, vol. Q1, pp. 147–190, 1999.
- [6] M. D. Aagaard, R. B. Jones, and C.-J. H. Seger, "Combining theorem proving and trajectory evaluation in an industrial environment," in *DAC '98: Proceedings of the 35th annual conference on Design automation*. New York, NY, USA: ACM, 1998, pp. 538–541.
- [7] *Fortefl user guide*, 2003rd ed., Technical Publications and Training, Intel Corporation.
- [8] J. Yang and C.-J. H. Seger, "Introduction to generalized symbolic trajectory evaluation," *IEEE Trans. VLSI Syst.*, vol. 11, no. 3, pp. 345–353, 2003.
- [9] —, *Generalized Symbolic Trajectory Evaluation*, Intel SCL Technical Report.
- [10] J. Yang and A. Goel, "Gste through a case study," in *ICCAD*, L. T. Pileggi and A. Kuehlmann, Eds. ACM, 2002, pp. 534–541.
- [11] Z. Manna and A. Pnueli, "Specification and verification of concurrent programs by a \forall -automata," in *Proceedings of the 14th ACM SIGACT-SIGPLAN symposium on Principles of programming languages*, ser. POPL '87. New York, NY, USA: ACM, 1987, pp. 1–2. [Online]. Available: <http://doi.acm.org/10.1145/41625.41626>
- [12] P. Curzon, "The formal verification of the fairisle atm switching element," Ph.D. dissertation, University of Cambridge, 1994.
- [13] B. Chen, M. Yamazaki, and M. Fujita, "Bug identification of a real chip design by symbolic model checking," in *European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.*, feb-3 mar 1994, pp. 132 –136.
- [14] E. M. Clarke, E. A. Emerson, and A. P. Sistla, "Automatic verification of finite-state concurrent systems using temporal logic specifications," *ACM Trans. Program. Lang. Syst.*, vol. 8, no. 2, pp. 244–263, Apr. 1986. [Online]. Available: <http://doi.acm.org/10.1145/5397.5399>
- [15] S. Tahar, X. Song, E. Cerny, Z. Zhou, M. Langevin, and O. A. Mohamed, "Modeling and formal verification of the fairisle atm switch fabric using mdgs," *IEEE Trans. on CAD of Integrated Circuits and Systems*, vol. 18, no. 7, pp. 956–972, 1999.
- [16] R. E. Bryant, "Graph-based algorithms for boolean function manipulation," *IEEE Trans. Comput.*, vol. 35, no. 8, pp. 677–691, Aug. 1986. [Online]. Available: <http://dx.doi.org/10.1109/TC.1986.1676819>
- [17] P. Curzon, "The formal verification of the fairisle atm network," <http://www.eecs.qmul.ac.uk/~pc/research/atmproof/atmproof.htm>.
- [18] Y. Li, N. Zeng, W. N. N. Hung, and X. Song, "Enhanced symbolic simulation of a round-robin arbiter," *2012 IEEE 30th International Conference on Computer Design (ICCD)*, vol. 0, pp. 102–107, 2011.
- [19] L. C. Paulson, *ML for the working programmer*. University of Cambridge Press, 1996.
- [20] J. Yang, "Verification challenges and opportunities in the new era of microprocessor design," in *ATVA*, ser. Lecture Notes in Computer Science, S. Graf and W. Zhang, Eds., vol. 4218. Springer, 2006, pp. 6–7.
- [21] Y. Li and N. Zeng, "Enhanced symbolic simulation of a round-robin arbiter," 2011, <http://lcs.ios.ac.cn/~lyj238/atmArbiter.html>.
- [22] Y. Li, W. Hung, X. Song, and N. Zeng, "Exploring structural symmetry automatically in symbolic trajectory evaluation," *Formal Methods in System Design*, pp. 1–27, 2011, 10.1007/s10703-011-0119-z. [Online]. Available: <http://dx.doi.org/10.1007/s10703-011-0119-z>
- [23] Y. Li, N. Zeng, W. Hung, and X. Song, "Combining symmetry reduction with generalized symbolic trajectory evaluation," 2012, manuscript, Accepted in the Computer Journal, Oxford university press.