Lab. 06

Logic Design Lab. Fall 2019

Prof. Sungjoo Yoo

(yeonbin@snu.ac.kr)

TA. Hyunsu Kim

(gustnxodjs@gmail.com)

TA. Hyunyoung Jung

(gusdud1500@gmail.com)

Contents

- Sequential Logic
- Oscillator


- Latch & F/F
- RS Latch
- Gated RS Latch
- Master-Slave Latches
- Lab

Sequential Logic


Sequential Logic

- Combinational Logic
 - Generates same outputs with same inputs
 - Output depends on input values

Same input => Same output!




- Sequential Logic
 - Consist of combinational logic and memory components
 - Can generate different outputs with same inputs
 - Output depends on input and memory values



Oscillator

Oscillatory Behavior



Verilog Implementation (Oscillator)


<Module>

```
timescale 1ns / 1ps
 2
    module oscillator(
        input ENA,
        output CLK
 5
 6
        );
 8
        wire tmp[1:0];
 9
10
        assign #10 CLK = \sim (ENA & tmp[1]);
11
        assign #10 tmp[0] = ~CLK;
        assign #10 tmp[1] = ~tmp[0];
12
13
    endmodule
```

<Sample Testbench>

```
timescale 1ns / 1ps
    module osc test;
       reg ENA;
       wire CLK;
       oscillator uut (
           .ENA(ENA),
           .CLK(CLK)
10
11
       );
12
13
       initial begin
          ENA = 0;
14
15
          #100;
16
          ENA = 1:
17
18
       end
19
    endmodule
```

<Simulation>




Review – latches & F/Fs



- A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1)
- 3 classes of flip-flops
 - latches: outputs respond immediately while enabled (no timing control)
 - pulse-triggered flip-flops: outputs response to the triggering pulse
 - edge-triggered flip-flops: outputs responses to the control input edge


Difference between flip flop and latch


- A unique signal called "enable" is provided with latch.
- The output changes only when enable signal is active.
- ► No change in output take place when the old by the destruction of the place of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the old by the destruction of the place when the place when
- Flip flop are edge trigger, while latches are level trigger.




RS Latch

RS Latch analysis







	S	R	Q(t)	Q(t	: +Δ)
•	0	0	0	0	hold
	0	0	1	1	Tiolu
	0	1	0	0	reset
	0	1	1	0	10300
	1	0	0	1	set
	1	0	1	1	300
	1	1	0	X	not allowed
	1	1	1	X	



Timing Behavior





Verilog Implementation (RS Latch)


<Module>

```
timescale 1ns / 1ps
 2
    module rslatch (
 3
        input R,
 5
       input S,
 6
       output Q,
       output Q L
        );
 9
        assign #10 Q = \sim (Q L | R);
10
        assign #10 Q L = \sim (Q | S);
11
12
13
    endmodule
```

<Sample Testbench>


```
timescale 1ns / 1ps
                                       R = 0;
 2
                                       S = 1;
    module rs test;
                             23
                                       #100;
       reg R;
                             24
     reg S;
                                       R = 1;
                             25
     wire Q;
                             26
                                       S = 0;
     wire Q L;
                             27
                                       #100;
     rslatch uut (
                             28
          .R(R),
10
                             29
                                       R = 1;
11
         .S(S),
                             30
                                       S = 1;
12
         .Q(Q),
                                       #100;
                             31
          .Q_L(Q_L)
                             32
14
                             33
                                       R = 0;
15
                                       S = 0;
                             34
     initial begin
16
                             35
                                    end
         R = 0;
17
                             36
         S = 0;
18
                                 endmodule
19
          #100;
20
```


<Simulation>



Gated RS Latch

Gated RS Latch Analysis





Verilog Implementation (Gated RS Latch)


<Module>

<Sample Testbench>

```
timescale 1ns / 1ps
    module gatedrslatch (
        input ENA,
5
       input R,
       input S,
 6
7
       output Q,
8
       output Q L
9
10
11
        wire r tmp, s tmp;
12
        assign #10 r tmp = R & ENA;
13
        assign #10 s tmp = S & ENA;
14
15
        rslatch RS_0(.R(r_tmp), .S(s_tmp), .Q(Q), .Q_L(Q_L));
16
17
    endmodule
```


```
timescale 1ns / 1ps
                                      initial begin
    module grs test;
                              20
                                         ENA = 1;
                              21
                                         R = 0:
       reg ENA;
                              22
                                         S = 1;
       reg R;
 5
                              23
                                         #500;
       red S:
                                         R = 1:
                              25
                                         S = 0:
       wire Q;
                                         #500:
       wire Q L;
                              27
                                         R = 0:
10
                                         S = 0:
       gatedrslatch uut (
                                         #500;
11
           .ENA(ENA),
12
                                         R = 1:
13
           .R(R),
                                         S = 1:
                              31
14
           .S(S),
                                      end
15
           .Q(Q),
           .Q L(Q L)
16
                              34
                                      alwavs
17
       );
                                         #95 ENA = ~ENA;
18
                                  endmodule
```

<Simulation>




Master-Slave Latches

Master-Slave structure & The 1s catching Problem



Master-Slave structure & The 1s catching Problem



Verilog Implementation (Master-Slave Latches)

<Module>

<Sample Testbench>

```
timescale 1ns / 1ps
 2
    module msflipflop(
        input CLK,
        input R,
        input S,
        output Q,
        output Q L
        );
10
11
12
        wire CLK L;
        assign #10 CLK L = ~CLK;
13
14
15
        wire P, P L;
        gatedrslatch GRS 0(.ENA(CLK), .R(R), .S(S), .Q(P), .Q L(P L));
16
        gatedrslatch GRS 1(.ENA(CLK L), .R(P L), .S(P), .Q(Q), .Q L(Q L));
17
18
   endmodule
```

```
timescale 1ns / 1ps
    module msff test;
       reg CLK;
       reg R;
       reg S;
 8
       wire Q;
 9
       wire Q L;
10
       msflipflop uut (
11
12
           .CLK(CLK),
           .R(R),
13
14
           .S(S),
           .Q(Q),
15
           .Q_L(Q_L)
16
17
       );
18
```

```
initial begin
           CLK = 1;
20
           R = 0:
21
22
           S = 1:
           #500:
24
           R = 1:
25
           S = 0:
26
           #500:
27
           R = 0:
           S = 0:
           #500:
30
           R = 1:
           S = 1;
31
32
       end
33
34
        alwavs
           #95 CLK = ~CLK;
35
36
    endmodule
```

<Simulation>



Lab

Lab & HW

- 1. Implement in Verilog, (1) an oscillator, (2) an RS latch, (3) a gated RS latch, and (4) master-slave latches. Simulate their behavior.
- For master-slave latches, make a Verilog Testbench that clearly shows the 1s catching problem.

(HW0) Discuss what is the 1s catching problem and why it occurs.


→ Hint. Master-slave latches introduced on this lab operate as
?

→ In this point of view, discuss what is the 1s catching problem, why it occurs and why it is called as 'problem'. initial block으로 초기화하면 안된다. 내부적으로 그리고 behavior로 짜는 것이 좋다 ৩ ১৩

Homework

- 1.1. Implement the (negative) edge-triggered D flip-flop in Verilog
 - Gate level(diagram below) or RTL or Behavioral
- 1.2. Simulate its behavior
- 1.3. Discuss the similarities and differences between D F/F and Master-

Slave latches



Homework

- 2.1. Implement the RS F/F in Verilog
 - Gate level or RTL or Behavioral
- 2.2. Simulate its behavior
- 2.3. Discuss the similarities and differences between SR F/F and D F/F


Homework


- 3.1. Implement the JK F/F in Verilog, using SR F/F from HW 2
- 3.2. Simulate its behavior
- 3.3. Discuss the similarities and differences between SR F/F and JK F/F
- 3.1. Might be tricky!


Hint. You can use external inputs to initialize the states

Do not forget HW 0 on slide 23!

ŀ	Conversion Table									
_	J-K Inputs		Outputs		S-R Inputs		ĺ			
	J	K	Qp	Qp+1	S	R				
3	0	0	0	0	0	X	77.60			
3	0	0	1	1	X	0				
	0	1	0	0	0	X				
3	0	1	1	0	0	1				
	1	0	0	1	1	0				
Н	1	0	1	1	X	0				
	1	1	0	1	1	0				
	1	1	1	0	0	1				











K-Map

www.CircuitsToday.com









K-Map

www.CircuitsToday.com

Report


- Write a report
 - # of pages doesn't matter
 - All the files should be compressed to ZIP format
 - Your codes and simulations for every experiment should be included
 - The file size should be less than 15MB
 - Due: 28 Oct. (Before class begin at 7:00pm)

Appendix

Wire

- Physical connections between modules
- Propagate data at all time

 Values are always updated as soon as the output of source component changes




Reg

- Memory component
- Propagate data at all time
- Values are updated on specific condition
- Values should be updated on specific condition

Wire

- Physical connections between modules
- Propagate data at all time

Values are always updated as soon as the output of source component changes



Reg


- Memory component
- Propagate data at all time
- Values are updated on specific condition
- Values should be updated on specific condition

Wire

- Physical connections between modules
- Propagate data at all time


Values are always updated as soon as the output of source component

changes



Reg

- Memory component
- Propagate data at all time
- Values are updated on specific condition
- Values should be updated on specific condition




Wire

- Physical connections between modules
- Propagate data at all time


Values are always updated as soon as the output of source component

changes




Reg


- Memory component
- Propagate data at all time
- Values are updated on specific condition
- Values should be updated on specific condition




- Example: MAC (Multiplier-accumulator)
 - Operation: calculate "1x1 + 2x2 + 3x3 + ..."
 - Use one memory component for partial sum (temporal output)



- Example: MAC (Multiplier-accumulator)
 - Step 1
 - Input: 1
 - Output: 1x1




- Example: MAC (Multiplier-accumulator)
 - Step 2
 - Input: 2
 - Output: 1x1 + 2x2



...And so on!

- Example: MAC (Multiplier-accumulator)
 - We have to implement Psum as reg
 - Or, Psum value will be explode!
 - Because, wire updates its value as soon as the source changes



- Example: MAC (Multiplier-accumulator)
 - That's why we use always block

