#### Lab. 04

```
Logic Design Lab.
Fall 2019
```

Prof. Sungjoo Yoo

(yeonbin@snu.ac.kr)

TA. Hyunsu Kim

(gustnxodjs@gmail.com)

TA. Hyunyoung Jung

(gusdud1500@gmail.com)

#### Contents

#### Verilog

#### Lab

- Implement a Decoder in Verilog
- Implement a 3-to-8 Decoder using a 2-to-4 Decoder

#### Homework

# Verilog

#### Overview

- Hardware description languages (HDLs)
- Types of programming
  - Gate-level design
  - Behavioral design / Register-transfer level design
- Verilog Basics
  - Verilog Notations
  - Verilog Operators
  - Verilog Keywords & Constructs

#### Overview

- Hardware description languages (HDLs)
- Types of programming
  - Gate-level design
  - Behavioral design / Register-transfer level design
- Verilog Basics
  - Verilog Notations
  - Verilog Operators
  - Verilog Keywords & Constructs

### Hardware description languages (HDLs)

#### Different kinds of HDLs

- Abel (circa 1983) developed by Data-I/O
- ISP (circa 1977) research project at CMU
- Verilog (circa 1985) developed by Gateway (absorbed by Cadence)
- VHDL (circa 1987) DoD sponsored standard

#### Advantages of HDLs

- IEEE standard
- Common
- Flexible Delay modeling, Matrices ...
- Describe hardware at varying levels of abstraction
  - ( = Describe hardware to other people briefly )

#### Overview

- Hardware description languages (HDLs)
- Types of programming
  - Gate-level design
  - Behavioral design / Register-transfer level design
- Verilog Basics
  - Verilog Notations
  - Verilog Operators
  - Verilog Keywords & Constructs

### Types of programming

- Describe hardware at varying levels of abstraction
- Gate-level design
  - Textual replacement for schematic
  - Hierarchical composition of logic gates
- Register-transfer level design
  - Specify dataflow between hardware registers
- (Synthesizable) Behavioral design
  - Describe what module does, not how
  - Synthesis generates circuit for module

behavioral design해도 되지만, synthesizable해야 한다. 꼭! 보통 gate level로 짠다?

#### Overview

- Hardware description languages (HDLs)
- Types of programming
  - Gate-level design
  - Behavioral design / Register-transfer level design
- Verilog Basics
  - Verilog Notations
  - Verilog Operators
  - Verilog Keywords & Constructs

### Verilog Notations

- Verilog is:
  - Case sensitive(event-driven)
  - Based on the programming language C
- Comments

- List element separator: ,
- Statement terminator:

### Verilog Notations

- Binary Values for Constants and Variables
  - 0
  - 1
  - x,x Unknown
  - Z, z High impedance state (open circuit) floating

#### Constants

```
- n'b[integer]: 1'b1 = 1, 8'b1 = 000000001, 4'b0101 = 0101, 8'bxxxx = 0000xxxx

- n'h[integer]: 8'hA9 = 10101001, 16'hf1= 0000000011110001
```

#### Identifier Examples

#### Overview

- Hardware description languages (HDLs)
- Types of programming
  - Gate-level design
  - Behavioral design / Register-transfer level design
- Verilog Basics
  - Verilog Notations
  - Verilog Operators
  - Verilog Keywords & Constructs

### Verilog Operators

Bitwise Operators

```
~ NOT
& AND
| OR
^ XOR
^~ or ~^ XNOR
```

#### – Example:

```
input[3:0] A, B;
output[3:0] Z ;
assign Z = A | ~B; // Z = A + B'
```

### Verilog Operators

Logical & Relational Operators

```
!, &&, | |, = =, !=, >=, <=, >, <, etc.
```

Arithmetic Operators

```
+, -, etc.
```

Concatenation & Replication Operators

```
{identifier_1, identifier_2, ...}
{n{identifier}}

- Examples: {REG_IN[6:0], Serial_in}, {8 {1'b0}}

반복하려는 경우 중괄호 사용한다.
```

#### Overview

- Hardware description languages (HDLs)
- Types of programming
  - Gate-level design
  - Behavioral design / Register-transfer level design
- Verilog Basics
  - Verilog Notations
  - Verilog Operators
  - Verilog Keywords & Constructs

- module fundamental building block for Verilog designs
  - Used to construct <u>design hierarchy</u>
  - Cannot be <u>nested</u> module endmodule 꼭 하나다. 여러 개 안됨.
- endmodule ends a module not a statement
  => no ";"
- Module Declaration

#### Input Declaration

- Scalar
  - input list of input identifiers;
  - Example: input A, B, c in;
- Vector
  - input[range] list of input identifiers;
  - Example: input[15:0] A, B, data;

#### Output Declaration

- Scalar Example: output c\_out, OV, MINUS;
- Vector Example: output[7:0] ACC, REG\_IN, data\_out;

#### Wire Declaration

- Scalar Example: wire t1, t2;
- Vector Example: wire[7:0] t1, t2;

- wire and reg
- Values must be retained over time
  - Register type: reg
  - The reg in contrast to wire stores values between executions of the process

■ We can set values on reg, but cannot on wire

Primitive Gates

```
buf, not, and, or, nand, nor, xor, xnor
Syntax:
    gate_operator instance_identifier (output, input_1, input_2, ...)

- Example:
    or O1 (t1, A, B)
        O2 (t2, B, C, D);
    // t1=A+B, t2=B+C+D
    and A1 (OUT, t1, t2);
    // OUT = t1•t2 (OUT = (A+B)•(B+C+D))
```

#### Process

- The body of a process consists of procedural statement to make desired outputs from inputs as like a common programming
- Processes are running in parallel

end

- initial executes <u>only once</u> beginning at t = 0
- Only works on simulation cannot be synthesized!

```
Syntax:
initial Statement;
initial begin
Statement;
Statement;
...
end 합성시 다 사라진다. 결국 값 사라짐.***
0초일때 한번만 실행된다.
```

always – executes at t = 0 and repeatedly thereafter following repeat conditions.

```
Syntax: 조건에 따라 0초일때도 실행 안될수도 있다.
always Repeat condition
Statement;
always Repeat condition begin
Statement;
Statement;
clock?
... CMALAB
```

Timing Control Statement (for repeat conditions)

Туре	Syntax	Description
Delay Control	#10	Delay 10 unit time
Event Control	@(a)	Wait until signal 'a' is changed
true가 될때마다이다.	@(posedge a) @(negedge a)	Wait until signal 'a' is changed to '1' Wait until signal 'a' is changed to '0'
Level Control	wait (a==0)	Wait until signal 'a' is equal to '0'

- The body of the process consists of procedural assignments
  - Blocking assignments
    - Example: C = A + B;
    - Execute sequentially as in a programming language
  - Non-blocking assignments
    - Example: C <= A + B;</li>
    - Evaluate right-hand sides, but do not make any assignment until all right-hand sides evaluated. Execute concurrently unless delays are specified.

– Examples:

```
Always @ (*) *은 모든 상황을 말한다. 항상 실행된다.
  begin
     B = A;
     end

    Suppose initially A = 0, B = 1, and C = 2

  After execution, B = 0 and C = 0
Always @(*)
  begin
       B \leq A;
       C \leq B;
                               그냥 처음부터 non blocking으로 사용하잣
  end
```

Suppose initially A = 0, B = 1, and C = 2
 After execution, B = 0 and C = 1

22

Conditional constructs

```
The if-else
    If (condition)
        begin procedural statements end
    {else if (condition)
        begin procedural statements end}
    else
        begin procedural statements end

The case
    case expression
        {case expression : statements}
    endcase;
```


## Lab


### Today

#### 1. Design a 74x139(dual 2-to-4 decoder) in Verilog

- 1) Practice all designing methods for half 74x139 each and simulate them
  - 1) Gate-level
  - 2) Behavioral / RTL
- 2) Implement a 74x139 and simulate it
  - Prepare simulations for all possible input combinations


#### Schematic design of a 74x139





Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e

(b)



#### Gate level design (Half 74x139)

Circuit function can be described with gate primitives

```
`timescale 1ns / 1ps
module v74x139h a(
   input G L,
   input A,
   input B,
   output Y0 L,
   output Y1 L,
   output Y2 L,
   output Y3 L
   ):
/* You can write as below either
module v74x139h a(G L,A,B,Y0 L,Y1 L,Y2 L,Y3 L);
    input G L, A, B;
    output Y0 L, Y1 L, Y2 L, Y3 L;
    wire A L, B L, G, A i, B i;
   not U1(G, G L);
   not U2(B L, B);
   not U3(A L, A);
    not U4(B i, B L);
   not U5(A i, A L);
    nand U6(Y0 L, A L, B L, G);
    nand U7 (Y1 L, G, B L, A i);
    nand U8(Y2 L, G, A L, B i);
    nand U9(Y3 L, G, A i, B i);
endmodule
```

#### RTL design (Half 74x139)

 Circuit function can be described by <u>assign(assign/always)</u> statements and the <u>conditional operator</u> with <u>binary combinations</u> as in a truth table

```
`timescale 1ns / 1ps
module v74x139h b2(
    input G L,
    input A,
    input B,
    output [3:0] Y L
    );
   wire G:
   wire [1:0] In;
   wire [3:0] Y;
   assign In = {B, A};
   assign G = ~G L;
   assign Y L = \sim Y;
   assign Y = (In == 2'b00 && G == 1) ? 4'b0001 :
                (In == 2'b01 && G == 1) ? 4'b0010 :
                (In == 2'b10 && G == 1) ? 4'b0100 :
                (In == 2'b11 && G == 1) ? 4'b1000 :
                  4'b00000:
endmodule
```


#### Behavioral design (Half 74x139)

• Circuit function can be described by <u>assign</u>(assign/always) statements and the <u>conditional operator</u> with <u>binary combinations</u> as in a truth table


```
`timescale 1ns / 1ps
module v74x139h c(
   input G L,
   input A,
    input B.
   output [3:0] Y L
   wire G;
   wire [1:0] In;
   // You should make it as a reg b/c you are using it in the always statement.
   reg [3:0] Y;
   assign G = ~G L;
   assign In = {B, A};
   assign Y L = \sim Y;
   always@(G or In)
      begin
         if(G == 1)
            begin
               case(In)
                  2'b00 : Y = 4'b0001;
                  2'b01 : Y = 4'b0010;
                  2'b10 : Y = 4'b0100:
                  2'b11 : Y = 4'b1000:
               endcase
            end
         else
            begin
               Y = 4'b00000;
            end
      end
                                                  CMALAR
endmodule
```

29


### Create a new Verilog project




### Set the project name, location, type




### Set the project name, location, type




### Create a new Verilog source






### Create a new Verilog source




or



### Write your own Verilog codes

```
`timescale 1ns / 1ps
module v74x139h a(
   input G L,
  input A,
  input B,
  output Y0 L,
  output Y1 L,
  output Y2 L,
  output Y3 L
/* You can write as below either
module v74x139h a(G_L,A,B,Y0_L,Y1_L,Y2_L,Y3_L);
    input G L, A, B;
    output YO L, Y1 L, Y2 L, Y3 L;
    wire A L, B L, G, A i, B i;
    not U1(G, G L);
    not U2 (B L, B);
   not U3(A L, A);
    not U4(B i, B L);
    not U5(A i, A L);
    nand U6(Y0 L, A L, B L, G);
    nand U7 (Y1 L, G, B L, A i);
    nand U8 (Y2 L, G, A L, B i);
    nand U9(Y3 L, G, A i, B i);
endmodule
```


### Compile and check errors



CMALAB

36


## Create a Verilog test bench




### Write a Verilog test bench codes

```
module v74x139h test;
  // Inputs
  reg G L;
  reg A;
  reg B;
  // Outputs
  wire Y0 L;
  wire Y1 L;
  wire Y2 L;
  wire Y3 L;
  // Instantiate the Unit Under Test (UUT)
  v74x139h a uut (
      .G L(G L),
      .A(A),
      .B(B),
      .YO L(YO L),
      .Y1 L(Y1 L),
      .Y2 L(Y2 L),
      .Y3 L(Y3 L)
  );
  initial begin
     // Initialize Inputs
     GL = 0:
     A = 0;
     B = 0;
     // Wait 100 ns for global reset to finish
      // Add stimulus here
      GL = 0;
      A = 1;
      B = 0:
      #100 G L = 0; A = 0; B = 1;
      #100 G L = 0; A = 1; B = 1;
      #100:
      ст 🚽 1 •
```


### Simulate it




### Simulation result



### Create a new Verilog source





### Re-write a Verilog test bench codes

```
module v74x139h test;
   // Inputs
   reg G L;
   reg A;
   req B;
   // Outputs
   wire[3:0] Y_L1, Y_L2;
   // Instantiate the Unit Under Test (UUT)
   v74x139h b1 uut
         .G L(G L),
         .A(A),
         .B(B),
         Y L(Y L)
   initial begin
      // Initialize Inputs
      GL = 0;
      A = 0;
      B = 0;
      // Wait 100 ns for global reset to finish
      #100:
      // Add stimulus here
      GL = 0;
      A = 1:
      B = 0:
      #100 G L = 0; A = 0; B = 1;
```

# Designing 74x139(Dual 2-to-4 decoder)

#### ■ Hierarchical Design (2 × ½ 74x139)

 You make higher level module with the modules you already made

```
timescale 1ns / 1ps
// if you need to include
// 'include "v74x139h c.v"
module v74x139(
    input G L1,
    input G L2,
    input A1,
    input A2,
    input B1,
    input B2,
    output [3:0] Y L1,
    output [3:0] Y L2
    );
   v74x139h c U1(.G L1(G L1), .A(A1), .B(B1), .Y L(Y L1));
   v74x139h c U2(.G L1(G L2), .A(A2), .B(B2), .Y L(Y_L2));
endmodule
```

# Homework


44

### Homework

- 1. Implement 3-to-8 decoder and simulate it
  - You have to re-use your 2-to-4 decoder implemented in lab
- 2. Implement 4-to-1 MUX and simulate it
  - Implement in gate and rtl/behavior level
  - Discuss two methods(Pros & Cons, etc.)
- 3. Implement 16-to-1 MUX and simulate it
  - You have to re-use your 4-to-1 MUX implemented above
- 4. Given a four-input Boolean function  $F(A,B,C,D) = \Sigma \ m(0,2,4,5,8,10,12,13,14,15),$  implement the function using a 16-to-1 MUX
  - You have to re-use YOUR 16-to-1 MUX implemented above

### Homework(Cont'd)

- 5. Design a 2x2-bit multiplier.
  - Implement in Verilog and simulate it



(TIP) This is a 2x2-bit multiplier that generates 4 bit output (whose MSB is P8 and LSB is P1). Note that A2 and B2 are MSBs.

### Report

- Write a report
  - # of pages doesn't matter
  - Include codes and simulation result
  - The file size should not exceed 15MB
  - Due: 7 Oct. (Before class begin at 7:00pm)

# Appendix

### **An Example: Port Connection**

```
module half adder (x, y, s, c);
input x, y;
output s, c;
// -- half adder body-- //
// instantiate primitive gates
 xor xor 1 (s, x, y);
                             Can only be connected by using positional association
 and and (c, x, y);
endmodule *
                      Instance name is optional.
module full adder (x, y, cin, s, cout);
input x, y, cin;
output s, cout;
wire s1,c1,c2; // outputs of both half adders
// -- full adder body-- //
                                          Connecting by using positional association
// instantiate the half adder
                                                  Connecting by using named association
 half adder ha 1(x, y, s1, c1);
 half adder ha 2(.x(cin), .y(s1), .s(s), .c(c2));
 or (cout, c1, c2);\
                               Instance name is necessary.
endmodule
```