Project 1: Optimizing the Performance of a Pipelined Processor

516030910125 Yining Liu jadyn24@outlook.com 516030910421 Chenge Sun sunchenge1997@sjtu.edu.cn

1. Introduction

This lab is organized in 3 parts. In part A, we implement **sum_list**, **rsum_list** and **copy** functions which are functionally equivalent to corresponding functions in C, aiming to get familiar with Y86 tools. In part B, we implement new instruction **iaddl** in SEQ and learn about syntax in HCL. On the base of Part A and B, we modify **ncopy.ys** and **pipe-full.hcl**, aiming to optimize the Y86 benchmark program and the processor design.

Chenge Sun mainly worked in Y86 programs and finished Part A, while Yining Liu mainly works in instruction extensions and finished Part B. By exchanging information and working together, we finished Part C and this report.

2. Experiments

2.1 Part A

2.1.1 Analysis

Part A can be divided into three parts.

- 1. Simulate the **sum_list** function in a Y86 program **sum.ys**. Firstly, use **xor** operation to set the 'sum' in %eax as zero, then execute a loop to load a number in the list, add the number to sum, load next address and judge whether it goes to the end of the list.
- 2. Simulate the **rsum_list** function in a Y86 program **rsum.ys**. It is similar to the sum function. The core technique is using call operation to calculate the number in next address instead of executing a loop.
- 3. Simulate the **copy_block** function in a Y86 program **copy.ys**. Firstly, move the address of source block and destination block into register and define the length of data to be transfer. Then execute a loop to read and write data. We can do a **xor** operation to sum the 3 numbers since their significant bits are different.

2.1.2 Code

Code of sum.ys, rsum.ys and copy.ys

```
.pos 0
1
2
     Init:
 3
         irmovl Stack, %esp
         call Main
 4
 5
         halt
 6
     #test data:
7
     .align 4
8
     ele1:
9
          .long 0x00a
10
          .long ele2
11
     ele2:
12
          .long 0x0b0
13
          .long ele3
14
     ele3:
15
         .long 0xc00
16
          .long 0
17
     Main:
18
         xorl %eax, %eax
                            #ax=0
19
         irmovl ele1, %ebx #initialize test data
20
     Loop:
21
         mrmovl (%ebx), %edx #save number
22
         addl %edx, %eax
                             #add
23
         mrmovl 4(%ebx), %ebx #load next address
24
         andl %ebx, %ebx
                           #ebx==0?
25
         je End
                         #end
26
         jmp Loop
27
     End:
28
         ret
     .pos 0x100
29
30
     Stack:
31
 1
      .pos 0
 2
      Init:
 3
          irmovl Stack, %ebp
 4
          irmovl Stack, %esp
 5
          call Main
 6
          halt
 7
      #test data
 8
      .align 4
 9
      ele1:
10
          .long 0x00a
11
          .long ele2
12
      ele2:
          .long 0x0b0
13
14
          .long ele3
      ele3:
15
16
          .long 0xc00
17
          .long 0
18
      Main:
19
          irmovl ele1,%ebx
20
          xorl %eax, %eax
21
          call Rsum
22
          halt
23
      Rsum:
24
          andl %ebx, %ebx
                               #ebx==null??
25
          je End
26
          mrmovl (%ebx), %edx #fetch number
27
          addl %edx, %eax
28
          mrmovl 4(%ebx), %ebx #fetch next address
29
          call Rsum
30
      End:
31
          ret
      .pos 0x100
32
33
      Stack:
34
```

```
1 .pos 0
2
      Init:
 3
          irmovl Stack, %esp
 4
          call Main
 5
          halt
 6
 7
      .align 4
 8
      # Source block
 9
      src:
10
          .long 0x00a
          .long 0x0b0
11
12
          .long 0xc00
13
      # Destination block
14
      dest:
15
              .long 0x111
16
              .long 0x222
17
              .long 0x333
18
19
     Main:
              xorl %eax, %eax
20
                                       #eax=0
21
          irmovl src, %ebx
                                  #store src
22
              irmovl dest, %ecx
                                       #store dest
23
              irmovl 3,%edx
                                       #length
24
     Loop:
25
              andl %edx, %edx
                                       #edx==0???
26
              je End
27
              mrmovl (%ebx), %edi
                                       #copy
28
              rmmovl %edi, (%ecx)
                                           #paste
29
              xorl %edi, %eax
                                           #checksum
30
              irmovl 4,%esi
31
              addl %esi,%ebx
              addl %esi,%ecx
32
                                           #fetch new data
              irmovl 1,%esi
33
34
              subl %esi, %edx
                                           #decrease len
35
              jmp Loop
36
      End:
37
                                       # return
              ret.
38
39
      .pos 0x100
40
     Stack:
```

2.1.3 Evaluation

sum.ys: sum stored in %eax is 0x00000cba which is the sum of ele1, ele2 and ele3.

```
oot@ubuntu:/home/Computer_Architecture/project1-handout/sim/misc#
oot@ubuntu:/home/Computer_Architecture/project1-handout/sim/misc#
                                                                     ./yis rsum.yo
Stopped in 31 steps at PC = 0x39. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
%eax:
        0x00000000
                        0x00000cba
%edx:
        0x00000000
                         0x00000c00
        0x00000000
                        0x000000fc
Kesp:
%ebp:
        0×00000000
                        0x00000100
Changes to memory:
0x00ec: 0x00000000
                         0x00000054
0x00f0: 0x00000000
                        0x00000054
0x00f4: 0x00000000
                         0x00000054
0x00f8: 0x00000000
                         0x00000039
0x00fc: 0x00000000
                         0x00000011
```

rsum.ys: sum stored in %eax is 0x00000cba which is the sum of ele1, ele2 and ele3.

```
oot@ubuntu:/home/Computer_Architecture/project1-handout/sim/misc# ./yas copy.ys
root@ubuntu:/home/Computer_Architecture/project1-handout/sim/misc# ./yis copy.yo
Stopped in 43 steps at PC = 0xb. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
        0x00000000
                         0x00000cba
%eax:
                         0x00000024
%ecx:
        0x00000000
%ebx:
        0x00000000
                         0x00000018
%esp:
        0x00000000
                         0x00000100
%esi:
        0x00000000
                         0x00000001
%edi:
        0x00000000
                         0x00000c00
Changes to memory:
0x0018: 0x00000111
                         0x0000000a
                         0x000000b0
 LibreOffice Impress
                         0x00000c00
0x00fc: 0x00000000
                         0x0000000b
```

copy.ys: According to the Changes to memory, we move 0x00000000 to the address with original content 0x0000111 and so on as we expect. And the checksum stored in %eax is 0x00000cba which is the exactly the sum of those three numbers in src block.

2.2 Part B

2.2.1 Analysis

Our task in Part B is to extend SEQ processor with a new instruction **iaddl**, which adds a constant value to a register and stores the sum in the original register.

The difficult point, or to say, the main task of this part, is to analyze computations required for each stage. A description is attached to the header of our code.

The modification of **iaddl** are as follows: making iaddl valid, stating that iaddl needs both constant and register operand, stating which register to fetch and the two inputs of ALU, and setting condition code for it.

For the implementation, we add **IIADDL** to corresponding stage in .hcl file to make iaddl functional. Fetch, decode and execute stage

need to be modified. Syntax of .hcl file should be core technique of this task.

2.2.2 Code

In fetch stage: add it to valid tuple, both regid byte and constant word are needed.

In decode stage: both the B source and the E destination are rB.

In execute stage: constant number saved in valC and register value in valB, add it to condition code as well.

```
############ Fetch Stage
115
                                        #####################################
116
117
       # Determine instruction code
118
       int icode = [
           imem error: INOP;
119
120
           1: imem icode;
                             # Default: get from instruction memory
121
      ];
122
123
       # Determine instruction function
124
      int ifun = [
          imem error: FNONE;
125
126
           1: imem ifun;
                              # Default: get from instruction memory
127
      ];
128
129
       ############################
130
      ##### Modification Here #####
131
       ###################################
132
    bool instr_valid = icode in
133
           { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
                  IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL, IIADDL };
134
135
136
       # Does fetched instruction require a regid byte?
137
       ##############################
138
       ##### Modification Here #####
139
      ###############################
140 bool need regids =
          icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
141
142
                    IIRMOVL, IRMMOVL, IMRMOVL, IIADDL };
143
       # Does fetched instruction require a constant word?
144
145
       ##############################
146
       ##### Modification Here #####
147
      ###############################
148
      bool need valC =
149
          icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
150
```

```
151
       ############ Decode Stage
                                       +++++++++++++++++++++++++++++++++++++
152
153
       ## What register should be used as the A source?
154
       int srcA = [
155
           icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
156
           icode in { IPOPL, IRET } : RESP;
157
           1 : RNONE; # Don't need register
158
159
160
       ## What register should be used as the B source?
161
       #####################################
162
       ##### Modification Here #####
163
       ###############################
164
       int srcB = [
165
           icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : rB;
166
           icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
167
           1 : RNONE; # Don't need register
168
169
170
       ## What register should be used as the E destination?
171
       ##############################
172
       ##### Modification Here #####
173
       ##############################
174
       int dstE = [
175
          icode in { IRRMOVL } && Cnd : rB;
176
           icode in { IIRMOVL, IOPL, IIADDL} : rB;
177
           icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
178
           1 : RNONE; # Don't write any register
179
180
181
       ## What register should be used as the M destination?
182
       int dstM = [
183
           icode in { IMRMOVL, IPOPL } : rA;
           1 : RNONE; # Don't write any register
184
185
186
187
       188
189
       ## Select input A to ALU
190
       #############################
191
       ##### Modification Here #####
192
       ##############################
193
       int aluA = [
           icode in { IRRMOVL, IOPL } : valA;
194
195
           icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL} : valC;
196
           icode in { ICALL, IPUSHL } : -4;
           icode in { IRET, IPOPL } : 4;
197
198
           # Other instructions don't need ALU
199
       ];
200
201
       ## Select input B to ALU
202
       ###############################
203
       ##### Modification Here #####
204
       ##############################
205
       int aluB = [
206
           icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
207
                     IPUSHL, IRET, IPOPL, IIADDL } : valB;
208
           icode in { IRRMOVL, IIRMOVL } : 0;
209
           # Other instructions don't need ALU
210
211
       ## Set the ALU function
212
213
       int alufun = [
214
           icode == IOPL : ifun;
215
           1 : ALUADD;
216
217
       ## Should the condition codes be updated?
218
219
       ******************
220
       ##### Modification Here #####
221
       **********************
222
       bool set cc = icode in { IOPL, IIADDL};
223
```

2.2.3 Evaluation

Run asumi.yo: check results against ISA.

Run y86 benckmark: no error injected for original instructions.

```
lynx@lynx-virtual-machine:-$ cd /home/lynx/Desktop/project1-handout/sim2/seq
lynx@lynx-virtual-machine:-/Desktop/project1-handout/sim2/seq$ make VERSION=full
# Building the seq-full.hcl version of SEQ
./misc/hcl2c -n seq-full.hcl simc../misc/isa.c -t/usr/lib-ltk8.5 -ltcl8.5 -ln
lynx@lynx-virtual-machine:-/Desktop/project1-handout/sim2/seq$ ./ssim -t -/Deskt
op/project1-handout/sim2/y86-code/asum1.yo
Y86 Processor: seq-full.hcl
112 bytes of code read
IF: Fetched irmovl at 0x0. ra=----, rb=%esp, valC = 0x100
IE: Fetched irmovl at 0x0. ra=----, rb=%ebp, valC = 0x100
IE: Fetched irmovl at 0x2. ra=%eax, rb=----, valC = 0x24
IF: Fetched ush at 0x24. ra=---, rb=%eax, valC = 0x4
IF: Fetched pushl at 0x22. ra=%eax, rb=----, valC = 0x0
Wrote 0x14 to address 0xf0
IF: Fetched irmovl at 0x22. ra=%edx, rb=----, valC = 0x3a
Wrote 0x14 to address 0xf8
IF: Fetched call at 0x34. ra=----, rb=----, valC = 0x3a
Wrote 0x190 to address 0xf4
IF: Fetched pushl at 0x3a. ra=%ebp, rb=----, valC = 0x0
Wrote 0x190 to address 0xf4
IF: Fetched rmmovl at 0x3c. ra=%esp, rb=%ebp, valC = 0x0
IF: Fetched rmmovl at 0x3c. ra=%edx, rb=%ebp, valC = 0x0
IF: Fetched irmovl at 0x4a. ra=----, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=%edx, rb=%ebp, valC = 0x0
IF: Fetched irmovl at 0x50. ra=%edx, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=%edx, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=%edx, rb=%edx, valC = 0x70
IF: Fetched irmovl at 0x50. ra=%edx, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=-wexi, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=-wexi, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=-wexi, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=wexi, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=-wexi, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=-wexi, rb=%edx, valC = 0x0
IF: Fetched irmovl at 0x50. ra=-wexi, rb=%edx, val
```

```
IF: Fetched iaddl at 0x5f. ra=----, rb=%ecx, valC = 0x4
IF: Fetched iaddl at 0x65. ra=----, rb=%edx, valC = 0xfffffff
IF: Fetched jne at 0x6b. ra=----, rb=----, valC = 0x57
IF: Fetched mrmovl at 0x57. ra=%esi, rb=%ecx, valC = 0x0
IF: Fetched addl at 0x5d. ra=%esi, rb=%eax, valC = 0x0
IF: Fetched iaddl at 0x5f. ra=----, rb=%ecx, valC = 0x4
IF: Fetched iaddl at 0x65. ra=----, rb=%edx, valC = 0xfffffff
IF: Fetched jne at 0x6b. ra=----, rb=----, valC = 0x57
IF: Fetched popl at 0x70. ra=%ebp, rb=----, valC = 0x0
IF: Fetched ret at 0x72. ra=----, rb=----, valC = 0x0
IF: Fetched halt at 0x39. ra=----, rb=----, valC = 0x0
38 instructions executed
  38 instructions executed
 Status = HLT
Condition Codes: Z=1 S=0 O=0
Changed Register State:
 %eax:
                        0x00000000
                                                                         0x0000abcd
                        0x00000000
                                                                         0x00000024
  %ecx:
 %esp:
                        0x00000000
                                                                         0x000000f8
                        0x00000000
                                                                         0x00000100
  %ebp:
  %esi:
                        0x00000000
                                                                         0x0000a000
 Changed Memory State:
0x00f0: 0x00000000
0x00f4: 0x00000000
                                                                         0x00000100
                                                                         0x00000039
 0x00f8: 0x00000000
0x00fc: 0x00000000
                                                                         0x00000014
                                                                         0x00000004
 ISA Check Succeeds
```

```
-/Desktop/project1-handout/sim2/seq$ cd ~/Desktop/proj
ect1-handout/sim2/y86-code
 lynx@lynx-virtual-machine:~/Desktop/project1-handout/sim2/y86-code$ make testssi
  /seq/ssim -t asum.yo > asum.seq
  /seq/ssim -t asumr.yo > asumr.seq
  //seq/ssim -t cjr.yo > cjr.seq
./seq/ssim -t j-cc.yo > j-cc.seq
  /seq/ssim -t poptest.yo > poptest.seq
/seq/ssim -t pushquestion.yo > pushquestion.seq
  /seq/ssim -t
                  pushtest.yo > pushtest.seq
  /seq/ssim -t
                  prog1.yo > prog1.seq
                  prog2.yo > prog2.seq
prog3.yo > prog3.seq
prog4.yo > prog4.seq
   /seq/ssim -t
   /seq/ssim -t
   /seq/ssim -t
  /seq/ssim -t
                  prog5.yo > prog5.seq
  /seq/ssim -t
                   prog6.yo > prog6.seq
                  prog7.yo > prog7.seq
prog8.yo > prog8.seq
   /seq/ssim -t
  /seq/ssim -t
../seq/ssim -t ret-hazard.yo > ret-hazard.seq
grep "ISA Check" *.seq
asum.seq:ISA Check Succeeds
asumr.seq:ISA Check Succeeds
 cjr.seq:ISA Check Succeeds
 -cc.seq:ISA Check Succeeds
poptest.seq:ISA Check Succeeds
prog1.seq:ISA Check Succeeds
prog2.seq:ISA Check Succeeds
prog3.seq:ISA Check Succeeds
prog4.seq:ISA Check Succeeds
prog5.seq:ISA Check Succeeds
prog6.seq:ISA Check Succeeds
prog7.seq:ISA Check Succeeds
prog8.seq:ISA Check Succeeds
pushquestion.seq:ISA Check Succeeds
pushtest.seq:ISA Check Succeeds
 ret-hazard.seq:ISA Check Succeeds
 m asum.seq asumr.seq cjr.seq j-cc.seq poptest.seq pushquestion.seq pushtest.seq
 prog1.seq prog2.seq prog3.seq prog4.seq prog5.seq prog6.seq prog7.seq prog8.seq ret-hazard.seq
```

2.3 Part C

2.3.1 Analysis

In **pipe-full.hcl**, situations are almost the same as that in PartB, we believe no further explanation are needed. Modification list in details is attached to the code.

In **ncopy.ys** file, to decrease the CPI, we mainly focus on decreasing the number of wrongly-predicted branches and bubbles.

1. Branch: To decrease the number of wrong-predicted branches, the only way is to decrease the total number of branches, which needs us to avoid unnecessary comparisons.

The method in this project to decrease comparisons is to decrease the judgement. There are two mainly kinds of comparison: a.judging whether the copy-content(stored in %esi,%edi) is positive; b.judging whether the current copy-length(stored in %edx) is positive. a. It is no efficient way to decrease the comparison caused by judging copy-content since the copy-contents are random. b. We copy 4 elements in a cycle of Loop, so that we can only judge the length once with 4 copy operations while the original code judge the length once with# one copy operations. And we can further reduce the comparisons by copying more elements in a cycle of Loop. In this project we choose 4 to make the

code clearer.

- 2. Bubble: The bubbles are mainly caused by adjacent memory operations. In this project, 'mrmovl' following by 'rmmovl' operation which operates on the same register is the main source of bubbles in the original code. The bubble will be# formed because only after the former instruction passes its Memory stage will the latter operation enter the Execution stage. In this project, we put another 'rmmovl' operating on different register after a 'rmmovl'. Two seperate write-after-read operations are executed in pairs, which eliminate bubbles.
- 3.Other modifications: We also did some other tiny work to make it faster. Remove the judgement of whether the source block is empty at the beginning of the function, since every time we will enter the Remain part and we have to judge whether the length is zero. Move two elements in pair if the remain part of block to move to make the Remain part faster.

2.3.2 Code

ncopy.ys

```
# You can modify this portion
46
          # Loop header
47
         xorl %eax, %eax
                              # count = 0;
         iaddl $-4, %edx
48
                             #len-4
         andl %edx, %edx
                            #len<4?
49
50
                      #remain elements <=3</pre>
         jl Remain
51
    Loop:
52
         mrmovl (%ebx), %esi #fetch src
         mrmovl 4(%ebx), %edi #fetch src+1(fetch 2 elements continously)
53
54
         rmmovl %esi,(%ecx) #move 2 to dest
55
         rmmovl %edi,4(%ecx)
         andl %esi,%esi
56
                              #esi<=0?
57
                         #esi<=0
          ile Npos1
58
          iaddl $1,%eax
                             #esi>0,count++
59
    Npos1:
         andl %edi,%edi
60
                             #edi<=0?
          jle Npos2
61
                         #edi<=0
          iaddl $1, %eax
                              #edi>0, count++
62
   Npos2:
63
       mrmovl 8(%ebx),%esi
64
              #all the following instrcutions are similar to above
65
66
        mrmovl 12(%ebx), %edi
67
         rmmovl %esi,8(%ecx)
68
         rmmovl %edi,12(%ecx)
69
          andl %esi, %esi
70
          ile Npos3
71
          iaddl $1, %eax
     Npos3:
72
73
          andl %edi, %edi
74
                          #goto next loop
          ile Npos
75
          iaddl $1, %eax
76
    Npos:
77
          iaddl $-4, %edx
                              # len-=4
78
          iaddl $16, %ebx
                              # src+=4
79
         iaddl $16, %ecx
                           # dst+=4
# actual len >= 4? edx>=0?
80
         andl %edx, %edx
                         # if so, goto Loop:
         jge Loop
81
```

```
82 Remain:
 83
          iaddl $4,%edx
                              # Restore the true len
              iaddl $-1,%edx
                                  #len=0?
 84
 85
              jl Done
 86
              mrmovl (%ebx), %esi #move 2 elements
              mrmovl 4(%ebx), %edi
 87
 88
              rmmovl %esi, (%ecx)
              andl %esi ,%esi
 89
                                  #similar to above loop
 90
              jle rNpos
 91
              iaddl $1,%eax
 92
      rNpos:
 93
              iaddl $-1,%edx
                                  #only 1 element
 94
              jl Done
 95
              rmmovl %edi,4(%ecx)
 96
              andl %edi,%edi
 97
              jle rNpos1
 98
              iaddl $1,%eax
     rNpos1:
 99
              iaddl $-1,%edx
                                  #2 elements
100
101
              jl Done
102
              mrmovl 8 (%ebx), %esi
103
              rmmovl %esi,8(%ecx)
              andl %esi,%esi
104
              jle Done
105
106
              iaddl $1,%eax
```

pipe-full.hcl

In fetch stage: add it to valid tuple, both regid byte and constant word are needed.

In decode stage: both the B source and the E destination are D_rB. In execute stage: constant number saved in E_valC and register value in E_valB, add it to condition code as well.

```
193
       # Is instruction valid?
194
       *****************
195
       ##### Modification Here #####
196
       *********************
197
       bool instr_valid = f_icode in
{ INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
198
199
             IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL, IIADDL };
200
201
       # Determine status code for fetched instruction
202
       int f stat = [
203
           imem error: SADR;
204
           !instr valid : SINS;
           f icode == IHALT : SHLT;
206
           1 : SAOK;
207
208
209
       # Does fetched instruction require a regid byte?
210
       *********************
211
       ##### Modification Here #####
212
       ******************
213
       bool need regids =
214
          f icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL,
                    IIRMOVL, IRMMOVL, IMRMOVL );
215
216
       # Does fetched instruction require a constant word?
217
218
       *********************
       ##### Modification Here #####
219
220
       #############################
221
       bool need valC =
222
           f icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
223
224
       # Predict next value of PC
225
       int f predPC = [
226
           ficode in { IJXX, ICALL } : f valC;
           1 : f_valP;
227
228
```

```
231
232
233
      ## What register should be used as the A source?
234
      int d srcA = [
         D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D rA;
235
236
         D_icode in { IPOPL, IRET } : RESP;
237
         1 : RNONE; # Don't need register
238
239
240
      ## What register should be used as the B source?
241
      #############################
242
      ##### Modification Here #####
      ***********
243
244
      int d srcB = [
245
         D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB;
         D icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
246
247
         1: RNONE; # Don't need register
248
249
250
      ## What register should be used as the E destination?
251
      *******************
252
      ##### Modification Here #####
253
      *****************
254
      int d dstE = [
255
         D icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL} : D rB;
256
         D icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
257
         1 : RNONE; # Don't write any register
258
259
288
289
      ## Select input A to ALU
290
       *********************
291
       ##### Modification Here #####
292
       **********************
293
      int aluA = [
294
          E icode in { IRRMOVL, IOPL } : E valA;
295
          E icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E valC;
296
          E icode in { ICALL, IPUSHL } : -4;
297
          E_icode in { IRET, IPOPL } : 4;
298
          # Other instructions don't need ALU
299
300
301
       ## Select input B to ALU
302
       *********************
303
       ##### Modification Here #####
304
       *******************
305
      int aluB = [
306
          E icode in { IRMMOVL, IMRMOVL, IOPL, ICALL, IIADDL,
307
                  IPUSHL, IRET, IPOPL } : E_valB;
308
          E icode in { IRRMOVL, IIRMOVL } : 0;
309
          # Other instructions don't need ALU
310
311
312
      ## Set the ALU function
313
      int alufun = [
         E icode == IOPL : E ifun;
314
          1 : ALUADD;
315
316
317
318
       ## Should the condition codes be updated?
319
      *******************
320
      ##### Modification Here #####
321
      ********************
322
      bool set_cc = E_icode in {IOPL, IIADDL} &&
323
          # State changes only during normal operation
324
          !m stat in { SADR, SINS, SHLT } && !W stat in { SADR, SINS, SHLT };
325
```

2.3.3 Evaluation

Check-len: 293 bytes < 1000 bytes

```
lynx@lynx-virtual-machine:~/Desktop/project1-handout/sim2/pipe$ ./check-len.pl <
ncopy.yo
ncopy length = 293 bytes</pre>
```

Run **sdriver.yo** and **ldriver.yo** in YIS, value in register %eax is 0x00000002 and 0x0000001f, which means **ncopy.ys** works correctly

```
lynx@lynx-virtual-machine:~/Desktop/project1-handout/sim2/pipe$ ../misc/yis sdri
ver.yo
        in 54 steps at PC = 0x29. Status 'HLT', CC Z=0 S=1 0=0
Stopped
Changes to registers:
%eax:
        0x00000000
                         0x00000002
                         0x00000184
%ecx:
        0x00000000
%edx:
        0x00000000
                         0xffffffff
%esp:
        0x00000000
                         0x000001bc
                         0x000001c8
%ebp:
        0x00000000
Changes to memory:
0x0174: 0x00cdefab
                         0x00000001
                         0xfffffffe
0xfffffffd
0x0178: 0x00cdefab
0x017c: 0x00cdefab
                         0x00000004
0x0180: 0x00cdefab
0x01b4: 0x00000000
                         0x000001c8
0x01b8: 0x00000000
                         0x00000029
0x01bc: 0x00000000
                         0x00000150
0x01c0: 0x00000000
                         0x00000174
0x01c4: 0x00000000
                         0x00000004
lynx@lynx-virtual-machine:~/Desktop/project1-handout/sim2/pipe$ ../misc/yis ldri
ver.yo
Stopped in 393 steps at PC = 0x29. Status 'HLT', CC Z=0 S=1 O=0
Changes to registers:
%eax:
        0x00000000
                         0x0000001f
        0x00000000
                         0x00000344
%ecx:
        0x00000000
                         0x00000388
%esp:
        0x00000000
                         0x00000394
%ebp:
Changes to memory:
0x0254: 0x00cdefab
                         0xffffffff
0x0258: 0x00cdefab
                         0xfffffffe
                         0xfffffffd
0x025c: 0x00cdefab
0x0260: 0x00cdefab
                         0x00000004
0x0264: 0x00cdefab
                         0x00000005
0x0268: 0x00cdefab
                         0xfffffffa
                         0x00000007
0x026c: 0x00cdefab
0x0270: 0x00cdefab
                         0x00000008
0x0274: 0x00cdefab
                         0x00000009
0x0278: 0x00cdefab
                         0xfffffff6
0x027c: 0x00cdefab
                         0x0000000b
0x0280: 0x00cdefab
                         0x0000000c
0x0284: 0x00cdefab
                         0x0000000d
0x0288: 0x00cdefab
                         0x0000000e
                         0xfffffff1
0x028c: 0x00cdefab
0x0290: 0x00cdefab
                         0x00000010
```

Test pipeline simulator on the benchmark & with iaddl

```
lynx@lynx-virtual-machine:~/Desktop/project1-handout/sim2/y86-code$ make testpsi
 ../pipe/psim -t asum.yo > asum.pipe
 ../pipe/psim -t asumr.yo > asumr.pipe
 ../pipe/psim -t cjr.yo > cjr.pipe
../pipe/psim -t j-cc.yo > j-cc.pipe
 ../pipe/psim -t j-cc.yo > j-cc.pipe
../pipe/psim -t poptest.yo > poptest.pipe
../pipe/psim -t pushquestion.yo > pushquestion.pipe
../pipe/psim -t pushtest.yo > pushtest.pipe
../pipe/psim -t prog1.yo > prog1.pipe
../pipe/psim -t progl.yo > progl.pipe

../pipe/psim -t prog2.yo > prog2.pipe

../pipe/psim -t prog3.yo > prog3.pipe

../pipe/psim -t prog4.yo > prog4.pipe

../pipe/psim -t prog5.yo > prog5.pipe

../pipe/psim -t prog6.yo > prog6.pipe

../pipe/psim -t prog7.yo > prog7.pipe
../pipe/psim -t prog8.yo > prog8.pipe

../pipe/psim -t ret-hazard.yo > ret-hazard.pipe

grep "ISA Check" *.pipe

asum.pipe:ISA Check Succeeds
asumr.pipe:ISA Check Succeeds
cjr.pipe:ISA Check Succeeds
j-cc.pipe:ISA Check Succeeds
poptest.pipe:ISA Check Succeeds
prog1.pipe:ISA Check Succeeds
prog2.pipe:ISA Check Succeeds
prog3.pipe:ISA Check Succeeds
prog4.pipe:ISA Check Succeeds
prog5.pipe:ISA Check Succeeds
prog6.pipe:ISA Check Succeeds
prog7.pipe:ISA Check Succeeds
prog8.pipe:ISA Check Succeeds
pushquestion.pipe:ISA Check Succeeds
pushtest.pipe:ISA Check Succeeds
ret-hazard.pipe:ISA Check Succeeds
rm asum.pipe asumr.pipe cjr.pipe j-cc.pipe poptest.pipe pushquestion.pipe pushte st.pipe prog1.pipe prog2.pipe prog3.pipe prog4.pipe prog5.pipe prog6.pipe prog7.pipe prog8.pipe ret-hazard.pipe
```

Test pipeline simulator on with extensive regression iaddl

```
lynx@lynx-virtual-machine:~/Desktop/project1-handout/sim2/ptest$ make SIM=/home/
lynx/Desktop/project1-handout/sim2/pipe/psim TFLAGS=-i
./optest.pl -s /home/lynx/Desktop/project1-handout/sim2/pipe/psim -i
Simulating with /home/lynx/Desktop/project1-handout/sim2/pipe/psim
All 58 ISA Checks Succeed
./jtest.pl -s /home/lynx/Desktop/project1-handout/sim2/pipe/psim -i
Simulating with /home/lynx/Desktop/project1-handout/sim2/pipe/psim
All 96 ISA Checks Succeed
./ctest.pl -s /home/lynx/Desktop/project1-handout/sim2/pipe/psim -i
Simulating with /home/lynx/Desktop/project1-handout/sim2/pipe/psim
All 22 ISA Checks Succeed
./htest.pl -s /home/lynx/Desktop/project1-handout/sim2/pipe/psim -i
Simulating with /home/lynx/Desktop/project1-handout/sim2/pipe/psim
All 756 ISA Checks Succeed
lunced land the land out / sim2 / pipe/psim
All 756 ISA Checks Succeed
```

Check correctness: all passed, benchmark: Average CPE = 9.70

-		orrections, air pass	lac	OIL		
	псору		35	OK		
0	OK		36	OK		
1	OK		37	OK		
1 2 3 4 5 6 7	ОК		38	ОК		
5	OK		39	OK		
3						
4	OK		40	OK		
5	OK		41	OK		
6	OK		42	OK		
7	OK		43	OK		
8	OK		44			
9	OK			OK		
10	OK		45	OK		
			46	OK		
11	OK		47	OK		
12	OK		48	OK		
13	OK					
14	OK		49	OK		
15	OK		50	OK		
16	OK		51	OK		
17	OK		52	ок		
			53	OK		
18	OK					
19	OK		54	OK		
20	OK		55	OK		
21	OK		56	OK		
22	OK		57	ОК		
23	OK		50			
24	OK		58	OK		
			59	OK		
25	OK		60	OK		
26	OK		61	OK		
27	OK		62	OK		
28	OK					
29	OK		63	OK		
30	OK		64	OK		
31	OK		128	OK		
			192	OK		
32	OK					
33	OK		256	OK		111
34	OK		68/68 pa	ass corre	ctness test	
	7-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1		2.0	204	7 04	
1	псору	12	36	281	7.81	
0	34	32.00		281 290	7.81 7.84	
1 0 1	34 43	43.00	37	290	7.84	
1 0 1 2	34 43 53	26.50	37 38	290 300	7.84 7.89	
1 0 1 2 3	34 43 53 60		37 38 39	290 300 307	7.84 7.89 7.87	
1 0 1 2 3	34 43 53 60	26.50 20.00	37 38	290 300	7.84 7.89	
1 0 1 2 3 4	34 43 53	26.50 20.00 16.25	37 38 39 40	290 300 307 308	7.84 7.89 7.87 7.70	
1 0 1 2 3 4 5	34 43 53 60 65 74	26.50 20.00 16.25 14.80	37 38 39 40 41	290 300 307 308 317	7.84 7.89 7.87 7.70 7.73	
1 0 1 2 3 4 5 6	34 43 53 60 65 74 84	26.50 20.00 16.25 14.80 14.00	37 38 39 40 41 42	290 300 307 308 317 327	7.84 7.89 7.87 7.70 7.73 7.79	
1 0 1 2 3 4 5 6 7 8	34 43 53 60 65 74 84 91	26.50 20.00 16.25 14.80 14.00 13.00	37 38 39 40 41 42 43	290 300 307 308 317 327 334	7.84 7.89 7.87 7.70 7.73 7.79 7.77	
0 1 2 3 4 5 6 7 8	34 43 53 60 65 74 84 91 92	26.50 20.00 16.25 14.80 14.00 13.00 11.50	37 38 39 40 41 42	290 300 307 308 317 327	7.84 7.89 7.87 7.70 7.73 7.79	
9	34 43 53 60 65 74 84 91 92 101	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22	37 38 39 40 41 42 43 44	290 300 307 308 317 327 334 335	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61	
9 10	34 43 53 60 65 74 84 91 92 101	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22	37 38 39 40 41 42 43 44 45	290 300 307 308 317 327 334 335 344	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64	
9 10 11	34 43 53 60 65 74 84 91 92 101 111	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10	37 38 39 40 41 42 43 44 45	290 300 307 308 317 327 334 335 344 354	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70	
9 10 11 12	34 43 53 60 65 74 84 91 92 101 111 118	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92	37 38 39 40 41 42 43 44 45	290 300 307 308 317 327 334 335 344	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64	
9 10 11 12 13	34 43 53 60 65 74 84 91 92 101 111 118 119 128	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85	37 38 39 40 41 42 43 44 45 46 47	290 300 307 308 317 327 334 335 344 354 361	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68	
9 10 11 12 13	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86	37 38 39 40 41 42 43 44 45 46 47	290 300 307 308 317 327 334 335 344 354 361 362	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54	
9 10 11 12 13	34 43 53 60 65 74 84 91 92 101 111 118 119 128	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85	37 38 39 40 41 42 43 44 45 46 47 48 49	290 300 307 308 317 327 334 335 344 354 361 362 371	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57	
9 10 11 12 13	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86	37 38 39 40 41 42 43 44 45 46 47 48 49 50	290 300 307 308 317 327 334 335 344 354 361 362	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57	
9 10 11 12 13 14 15	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12	37 38 39 40 41 42 43 44 45 46 47 48 49 50	290 300 307 308 317 327 334 335 344 354 361 362 371 381	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57	
9 10 11 12 13 14 15 16	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12	37 38 39 40 41 42 43 44 45 46 47 48 49 50	290 300 307 308 317 327 334 335 344 354 361 362 371 381 388	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61	
9 10 11 12 13 14 15 16 17	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 165	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.12	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51	290 300 307 308 317 327 334 335 344 354 361 362 371 381 388 389	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48	
9 10 11 12 13 14 15 16 17 18	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 165 172	26.50 20.00 16.25 14.80 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51	
9 10 11 12 13 14 15 16 17 18 19 20	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 165 172 173	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51	290 300 307 308 317 327 334 335 344 354 361 362 371 381 388 389	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48	
9 10 11 12 13 14 15 16 17 18 19 20 21	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 165 172 173 182	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.17 9.05 8.65 8.67	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53	290 300 307 308 317 327 334 335 344 354 361 362 371 381 388 389 398 408	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56	
9 10 11 12 13 14 15 16 17 18 19 20 21 22	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 192	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54	290 300 307 308 317 327 334 335 344 354 361 362 371 381 388 389 398 408 415	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 192	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43	
9 10 11 12 13 14 15 16 17 18 19 20 21 22	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 192	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 192	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 165 172 173 182 199 200 209	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425 435	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 165 172 172 173 182 199 200 209 219	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425 435 442	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50 7.49	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 199 200 209 219 226	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425 435	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 192 199 200 209 219 226 227	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37 8.11	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425 435 442 443	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.55 7.43 7.46 7.50 7.49 7.38	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 199 200 209 219 226 227 236	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37 8.11 8.14	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425 435 442 443 452	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50 7.49 7.38 7.41	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 199 200 209 219 226 227 236 246	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37 8.11 8.14 8.20	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425 435 442 443 452 462	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50 7.49 7.38 7.41 7.45	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	34 43 53 60 65 74 84 91 92 101 111 118 119 128 145 146 155 172 173 182 199 200 209 219 226 227 236 246 253	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37 8.11 8.14 8.20 8.16	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425 435 442 443 452	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50 7.49 7.38 7.41	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 199 200 209 219 227 236 227 236 253 254	26.50 20.00 16.25 14.80 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37 8.11 8.14 8.20 8.16 7.94	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63	290 300 307 308 317 327 334 335 344 351 362 371 381 388 389 398 408 415 416 425 435 442 443 452 462 469	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50 7.49 7.38 7.41 7.45 7.44	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33	34 43 53 60 65 74 84 91 92 101 111 118 128 138 145 146 155 165 172 173 182 199 200 209 219 226 227 236 246 253 254 263	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37 8.11 8.14 8.20 8.16 7.94 7.97	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64	290 300 307 308 317 327 334 335 344 354 361 362 371 381 388 408 415 416 425 435 442 443 452 462 469 470	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50 7.49 7.38 7.41 7.45 7.44 7.34	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	34 43 53 60 65 74 84 91 92 101 111 118 119 128 138 145 146 155 172 173 182 199 200 209 219 227 236 227 236 253 254	26.50 20.00 16.25 14.80 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37 8.11 8.14 8.20 8.16 7.94	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 Average	290 300 307 308 317 327 334 335 344 354 361 362 371 381 388 408 415 416 425 435 442 443 452 462 469 470 CPE	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50 7.49 7.38 7.41 7.45 7.44 7.34 9.70	
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33	34 43 53 60 65 74 84 91 92 101 111 118 128 138 145 146 155 165 172 173 182 199 200 209 219 226 227 236 246 253 254 263	26.50 20.00 16.25 14.80 14.00 13.00 11.50 11.22 11.10 10.73 9.92 9.85 9.86 9.67 9.12 9.12 9.17 9.05 8.65 8.67 8.73 8.65 8.33 8.36 8.42 8.37 8.11 8.14 8.20 8.16 7.94 7.97	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64	290 300 307 308 317 327 334 335 344 354 361 362 371 381 388 408 415 416 425 435 442 443 452 462 469 470	7.84 7.89 7.87 7.70 7.73 7.79 7.77 7.61 7.64 7.70 7.68 7.54 7.57 7.62 7.61 7.48 7.51 7.56 7.55 7.43 7.46 7.50 7.49 7.38 7.41 7.45 7.44 7.34 9.70	

3. Conclusion

3.1 Problems

- 1. At first we thought the program in Part A could not use stack operation, so we didn't set up a stack frame. However, we could not successfully makefile, thus we realize it is necessary to set up a stack frame.
- 2. We didn't change the original code before Loop at first. When we figured out the ncopy operation for the first time, we failed to make the average CPI < 10. Then we found out if the source block was empty, it would judge twice, both ahead of Loop and in the Remain. Thus, we removed the judgement before Loop and successfully made the average CPI < 10.
- 3. At the beginning, we wrote a ncopy program with the Loop with 8 read and write operations in a cycle. But we found it made the Remain part so long and hard for reader to understand. We decided to execute 4 read and write operations in a cycle to make the code clearer.

3.2 Achievements

- 1. We use an ingenious way in which we execute read-and-write operations in pair to eliminate bubbles and we decrease the number of comparisons by conducting copy operations in batch of size 4.
- 2. To make the code easy to understand, we add abundant comments to explain the function.
- 3. In this project, we have deepened our understanding of pipeline and some of the basic concepts of computer architecture.
- 4. Through learning and completing this project together, we have deepened our understanding of each other and established a profound friendship that is as important as the knowledge we have gained from this project.