

Note: Do not refer to the case study notes for this tutorial. A smaller system will be used instead.

7.1 Cache

1. Given a processor system with the following characteristics

- Processor has a direct-mapped cache with 32 cache blocks and a cache size of 512 bytes.
- Cache Memory Access time = 5ns.
- Cache Hit rate = 0.9
- 64Kbyte DRAM used as the main memory.
- DRAM Memory access time = 200ns

a. In doing cache mapping analysis, how many **blocks** would the main memory be partitioned to?

[Suggested Solution]

Cache block size = $512/32 = 16$ Bytes

Number of blocks = $64\text{KByte}/16\text{Byte} = (2^{16})/(2^4) = 2^{12} = 4096$

b. What is the format of a memory address as seen by the cache (i.e. determine the sizes of the tag, block and offset fields)?

[Suggested Solution]

Cache Block Size = 16 \Rightarrow Offset Field = 4 bits

Number of blocks in the cache = 32 \Rightarrow Block Field = 5 bits

Main Memory Size = 64KByte \Rightarrow 16 address bits

Tag Field bits = Main Memory Address bits – Offset – Block = 7

\Rightarrow TAG:BLOCK:OFFSET = 7:5:4

c. CPU needs to read a byte from main memory address 0x0DB63.

- i. Which cache block would CPU look at to search for the required data?
- ii. How many main memory blocks could potentially be mapped to the same cache block as that of 0x0DB63?
- iii. How does the CPU know if the cache block identified in (i) above contains the data that it needs?
- iv. What is the purpose of the 'offset' field in the cache mapping?

[Suggested Solution]

- i. $0x0DB63 = 0000\ 1101\ 1011\ 0110\ 0011$
 \Rightarrow Block 10110b = Block 22
- ii. Number of MM blocks = 4096
 Number of cache blocks = 32
 \Rightarrow each cache block is a potential destination to $4096/32 = 128$ MM blocks.
- iii. By looking at the TAG value entry of the corresponding cache block
 For $0x0DB63$, the TAG value for the cache block should be equal to **00001101 101b**
- iv. Offset refers to the offset of the byte of interest from the cache block boundary. For $0x0DB63$, the byte is the byte 3 of block 22. First byte of the block is byte 0.

d. What is the effective access time of the memory in this system?

[Suggested Solution]

Assume cache memory and main memory access do not overlap.

$$EAT = H * \text{Cache}_{\text{Access}} + (1-H) * (\text{Cache}_{\text{Access}} + \text{Mem}_{\text{Access}}) = 0.9 * 5\text{ns} + (1-0.9) * (5\text{ns} + 200\text{ns}) = 25\text{ns}.$$

2. In a system with 8 bit Main Memory address, given that it has a fully associative cache with 4 blocks and block size of 16 words,
- a. Would the following address access sequence allow the user to see if LRU or FIFO replacement policy is used? Why?

$0x00, 0x10, 0x20, 0x30, 0x40, 0x50, 0x60, 0x70$

[Suggested Solution]

The address access sequence would not allow user to see if LRU or FIFO is used.

FIFO \Rightarrow first block that come into the cache will get replaced.

LRU \Rightarrow the block that is least recently used will get replaced.

All the address above come from different main memory blocks and will need a space in the fully associative cache. When $0x40$ arrives, all four blocks in the cache is filled. $0x0$ will be replaced for both FIFO and LRU according the the criteria stated above.

- b. How would you modify the address access sequence so that user can tell whether LRU or FIFO is used?

[Suggested Solution]

One way is to touch 0x0 again before requesting for 0x40. As shown in the following sequence. This will make 0x10 the least recently used block in the cache.

0x00, 0x10, 0x20, 0x30, 0x00, 0x40, 0x50

If 0x40 replaces 0x00, then FIFO replacement policy is used

If 0x40 replaces 0x10, then LRU replacement policy is used.

7.2 Virtual Memory

3. In a processor system with the following characteristics,
- 1 MByte Virtual memory space
 - 64 Kbyte DRAM as main memory
 - Paging scheme used for virtual memory management, Page Table as shown in Table 7.2
 - Virtual Page size = 1 KByte
 - TLB with 4 entries

Table 7.2 – Page Table

| Virtual Page Number | Valid Bit | Page Frame Number |
|---------------------|-----------|-------------------|
| 0 | 1 | 1 |
| 1 | 1 | 2 |
| 2 | 0 | - |
| 3 | 1 | 16 |
| 4 | 1 | 9 |

- a. How many bits are required for each virtual address?

[Suggested Solution]

1Mbyte = 2^{20} byte \Rightarrow 20 bits

- b. How many bits are required for each physical address?

[Suggested Solution]

64 KByte = $2^6 * 2^{10} = 2^{16} \Rightarrow$ 16 bits

- c. What is the maximum number of entries in the page table in Table 7.2?

[Suggested Solution]

$$\text{Number of virtual pages} = 2^{20} / 2^{10} = 2^{10} = 1024$$

$$\Rightarrow \text{Max number of entries} = 1024$$

- d. What is the maximum number of valid entries in the page table in Table 7.2?

[Suggested Solution]

$$\text{Number of Physical Frames} = 2^{16} / 2^{10} = 64$$

$$\Rightarrow \text{Max number of valid entries} = 64$$

- e. With reference to Table 7.2, answer the following. Indicate when a page fault occurs.

- (i) The compiler mapped the UART routine to virtual address 0x005F0 – 0x006FF, where in the DRAM would you be able to find the UART routine?

[Suggested Solution]

0x005F0 → virtual page number 1 → mapped to page frame number 2

0x006FF → virtual page number 1 → mapped to page frame number 2

| Virtual Address (20 bits) | Physical Address (16 bits) |
|---------------------------|----------------------------|
| 0000 0000 0101 1111 0000 | 0000 1001 1111 0000 |
| 0000 0000 0110 1111 FFFF | 0000 1010 1111 FFFF |

$$\text{Physical Address} = 0x09F0 - 0x0AFF$$

- (ii) The compiler mapped the I2C routine to virtual address 0x009C0 - 0x009DF, where in the DRAM would you be able to find the I2C routine?

[Suggested solution]

0x009C0 → virtual page number 2 → page fault occurs (valid bit = 0).

0x009DF → virtual page number 2 → page fault occurs (valid bit = 0).

- (iii) What happens when there is a page fault?

[Suggested Solution]

Page fault => the required data/code is not in the main memory

=> OS needs to retrieve the required information from the storage memory and update the paging table accordingly.

f. What memory are the Page Table and TLB resided?

[Suggested Solution]

Main Page Table => Main Memory

TLB => Internal Fast Memory close to CPU

g. What is the function and effect of a TLB?

[Suggested Solution]

⇒ Cache the frequently used Page table information

⇒ Leads to shorter access time for paging information => increase in system performance.