

AE 242
Aerospace Measurements
Laboratory

Digital Electronics

Number system

$$(N)_b = d_{n-1}d_{n-2}\dots d_i\dots d_1d_0 \cdot d_{-1}d_{-2}\dots d_{-f}\dots d_{-m}$$

N - a number

b - radix or base of the number system

n - number of digits in integer portion

m - number of digits in fractional portion

d_{n-1} - most significant digit (msd)

d_{-m} - least significant digit (lsd)

Decimal number can be obtained by multiplying d_i and d_{-f} by their weights and adding the terms. Weights are equal to b^i for the terms on the left of radix point and b^{-f} for the terms on the right of radix point.

Binary number system

Number with a radix two or base two

only two numbers (0 and 1) are used to represent numbers

Binary to decimal conversion

$$(11111)_2 = 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = (31)_{10}$$

$$(1100.1011)_2 = 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} = (12.6875)_{10}$$

Signed binary numbers

In decimal system + is used to represent positive number and - is used to represent negative number

In binary system left most bit, most significant bit (MSB) is used to represent the sign. 1 means negative and 0 means positive

Unsigned binary form $(1000100)_2 = (68)_{10}$

Signed binary form $(11000100)_2 = (-68)_{10}$ (eight bit number one bit reserved for sign)

Signed binary form $(01000100)_2 = (68)_{10}$ (eight bit number one bit reserved for sign)

Maximum representation in unsigned 8 bit binary number is 255

Maximum representation in signed 8 bit binary number is 127

One's complement representation

In a binary number, if 1 is replaced by 0 and 0 by 1, the resulting number is **one's complement** of the original number.

If one of these number is positive, then the other number will be negative with the same magnitude. Widely used for representing the signed numbers. MSB 0 means positive number, 1 means negative number.

$$(+15)_{10} = (01111)_2 \text{ and } (-15)_{10} = (10000)_2$$

For n bit number, maximum positive number in one's complement number is $(2^{n-1} - 1)$ and maximum negative number is $-(2^{n-1} - 1)$

All the bits are complemented including sign bit in case of one's complement representation of a negative number

Signed magnitude representation of $(-15)_{10} = (11111)_2$

Only the sign bit is complemented in case of signed magnitude representation of a negative number

Two's complement representation

If 1 is added to one's complement of a binary number, the resulting number is a two's complement. The maximum positive number is +7 and maximum negative number is -8. 2's complement of 2's complement of a number is a number itself.

<i>Decimal number</i>	<i>Binary number</i>		
	<i>Sign- magnitude</i>	<i>One's complement</i>	<i>Two's complement</i>
0	0000	0000	0000
1	0001	0001	0001
2	0010	0010	0010
3	0011	0011	0011
4	0100	0100	0100
5	0101	0101	0101
6	0110	0110	0110
7	0111	0111	0111
-8	—	—	1000
-7	1111	1000	1001
-6	1110	1001	1010
-5	1101	1010	1011
-4	1100	1011	1100
-3	1011	1100	1101
-2	1010	1101	1110
-1	1001	1110	1111
-0	1000	1111	—

Two's complement representation

Number	0 1 0 0 1 1 1 0
One's complement	1 0 1 1 0 0 0 1
Add 1	1
Two's complement	1 0 1 1 0 0 1 0

If the LSB of the number is 0, its 2's complement is obtained by scanning the number from LSB to MSB bit by bit and retaining the bits as they are up to and including the occurrence of the first 1 and complement all other bits

Number	0 0 1 1 0 1 0 1
One's complement	1 1 0 0 1 0 1 0
Add 1	1
Two's complement	1 1 0 0 1 0 1 1

If the LSB of the number is 1. Its 2's complement is obtained by changing each 0 to 1 and 1 to 0 except the least significant bit

Binary arithmetic

Binary addition

<u>Augend</u>	<u>Addend</u>	<u>Sum</u>	<u>Carry</u>	<u>Result</u>
0	0	0	0	0
0	1	1	0	1
1	0	1	0	1
1	1	0	1	10

Binary number
addition

	0	1	0	1
+	1	1	1	1
<hr/>				
1	0	1	0	0

Binary arithmetic

Binary subtraction

<u>Minuend</u>	<u>Subtrahend</u>	<u>Difference</u>	<u>Borrow</u>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Binary number
subtraction

1	0	1	1	Minuend
-	0	1	1	<u>Subtrahend</u>
	0	1	0	Difference

Binary arithmetic

Binary multiplication : Similar to decimal multiplication

				1	0	0	1		Multiplicand
				x	1	1	0	1	Multiplier
				<hr/>					
				1	0	0	1		
			0	0	0	0			
		1	0	0	1				
	1	0	0	1					
	<hr/>								
	1	1	1	0	1	0	1		Final Product

In digital circuit, the multiplication operation is performed by repeated additions of all partial products to obtain full product.

Binary arithmetic

Binary division : Similar to decimal division

$$\begin{array}{r} \text{Quotient} \\ \underline{1101} \\ \text{Divisor } 1001 \overline{) 1110101} \text{ Dividend} \\ \underline{1001} \\ 1011 \\ \underline{1001} \\ 1001 \\ \underline{1001} \\ 0000 \end{array}$$

Answer : 1101

2's Complement arithmetic

Problem of subtraction can be converted in to a addition problem. This eliminates additional circuit for subtraction.

Subtraction using 2's complement


Binary subtraction can be performed by adding the 2's complement of the subtrahend to the minuend. If the final carry is generated, discard the carry and the answer is remaining bits which is positive (minuend > subtrahend). If the final carry is 0, the answer is negative (minuend < subtrahend) and it is in 2's complement.

7	0 1 1 1	Minuend
-5	1 0 1 1	2's Complement
<hr/>		
+2	1 0 0 1 0	


5	0 1 0 1	Minuend
-7	1 0 0 1	2's Complement
<hr/>		
-2	1 1 1 0	

Digital signal

Digital system only two discrete levels or values, low (0) or high (1). In case of positive logic, high is from 3.5-5v and low is 0-1v. In case of negative logic high is 0-1v and low is 3.5-5v. As long as voltage remains in these levels the state is considered low or high depending on logic used. Digital system are less susceptible to noise due to the range in logic voltages. High is also called as on and low as off.



(a) Positive logic



and

(b) negative logic

For TTL


$$V_{in} = 0-0.8 \text{ (low)}$$

$$V_{in} = 2-5 \text{ (high)}$$

$$V_{out} = 0-0.4 \text{ (low)}$$

$$V_{out} = 2.4-5 \text{ (high)}$$

Digital signal




Basic digital circuits

AND operation

$$Y = A \cdot B \cdot C \cdot \dots N$$

$$Y = ABC\dots N$$



Standard symbol for AND gate


A,B,C .. N are input variables (possible values only 0 &1) and Y is output. Y will be high only when all the inputs are high (positive logic)

<i>Inputs</i>		<i>Output</i>
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	0
0	1	0
1	0	0
1	1	1

Truth table for a 2-input AND gate

Basic digital circuits

OR operation



$$Y = A + B + C + \dots N$$

Standard symbol for OR gate

Output of OR gate is 1, if and only if one or more inputs are 1


<i>Inputs</i>		<i>Output</i>
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	0
0	1	1
1	0	1
1	1	1

Truth table for a 2-input OR gate

Basic digital circuits

NOT operation

$$Y = \overline{A}$$



Standard symbol for NOT gate

NOT gate also known as inverter. It is one input (A) and one output (Y) device. Output is complement of input. Bubble in the circuit always denotes inversion in digital circuits.

<i>Input</i> <i>A</i>	<i>Output</i> <i>Y</i>
0	1
1	0



Truth table for a NOT gate

Derived gates

Basic gates in digital circuitry are AND, OR and NOT. Using these three basic gates any Boolean (logic expression) can be realized. Other type of gates obtained using basic gates are NAND, NOR, XOR, XNOR

NAND operations

NOT-AND operation is known as NAND, it is a AND gate followed by a NOT gate. Complemented output of AND. Standard symbol is AND with bubble.




$$Y = \overline{A \cdot B \cdot C \cdot \dots N}; Y = \overline{ABC\dots N}$$

Inputs		Output
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


Truth table for a NAND gate

NAND as universal gate


Using NAND gate, basic digital circuits i.e. AND, OR, NOT can be obtained and this property makes it a universal gate.



(a)




(b)



(c)

NOR operations

NOT-OR operation is known as NOR. It is OR gate followed by a NOT gate. Complemented output of OR gate. Standard symbol is OR gate with a bubble.




$$Y = \overline{A + B + C + \dots N}$$

<i>Inputs</i>		<i>Output</i>
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	1
0	1	0
1	0	0
1	1	0


Truth table for a two input NOR gate

Using NOR as universal gate


Using NOR gate, basic digital circuits i.e. AND, OR, NOT can be obtained and this property makes it a universal gate.



(a)



(b)




(c)

Exclusive-OR (EX-OR) operations

It is not a basic gate, and the operation can be performed using the basic gates - AND, OR and NOT. Output is logic one when odd number of inputs are one.

Standard notation $Y = A \oplus B$ $Y = A\bar{B} + \bar{A}B$



<i>Inputs</i>		<i>Output</i>
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	0
0	1	1
1	0	1
1	1	0

Truth table for a EX-OR gate


Exclusive-OR (EX-OR) operations

Truth table for three inputs.
Output is logic one when odd number of inputs are one.



$$z \equiv x \oplus y$$

(a) 2-Input EX-OR Gate



$$p = x \oplus y \oplus z$$

(b) 3-Input EX-OR function derived from Two 2-input-EX-OR gates

Input			Output
x	y	z	p
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Truth table for a EX-OR gate


Exclusive-NOR (EX-NOR) operations

It is EX-OR gate followed by a NOT

Standard notation $Y = A \circ B$


$$Y = \overline{\overline{A}\overline{B}} + \overline{\overline{A}B}$$

$$Y = \overline{\overline{A}B} + A\overline{B}$$



Digital circuit classification

Mainly two type of classification in digital circuits. *Combinational logic* circuits and *Sequential logic circuits*. Combinational logic circuits only depends on the combination of the gates. Output at any time are determined from the present combination of inputs. Where as sequential logic circuit depends on the combination of gates and sequence of input, it is history dependent. Sequential circuit employs storage elements in addition to logic gates.



Half adder


A logic circuit adding two bits is called as half adder. A and B are two inputs. S is sum and C is carry as output.

Sum


$$S = A \oplus B$$

Carry

$$C = AB$$



Inputs		Outputs	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



<i>Inputs</i>		<i>Outputs</i>	
<i>A</i>	<i>B</i>	<i>S</i>	<i>C</i>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Full adder

In a full adder carry coming from low order bit is also considered. Input is A_n , B_n and C_{n-1} Output is S_n and C_n

$$S_n = \bar{A}_n \bar{B}_n \bar{C}_{n-1} + \bar{A}_n \bar{B}_n C_{n-1} + A_n \bar{B}_n \bar{C}_{n-1} + A_n \bar{B}_n C_{n-1}$$

$$C_n = A_n B_n + B_n C_{n-1} + A_n C_{n-1}$$



Inputs			Outputs	
A_n	B_n	C_{n-1}	S_n	C_n
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$SUM = (A \oplus B) \oplus C_{in}$$


N-bit adder

An adder circuit for two n bit number consist of n full adder circuits. It accepts two n -bit number and produces output of $(n+1)$ bit binary number as sum. Half adder may be used to add least significant bit




BCD-to-7-segment decoder

Digital display consisting of seven segments is commonly used and can represent all the decimal numerals. This display device requires the logic circuit to convert binary to decimal display in terms of a,b,..g segments.



BCD-to-7-segment decoder

Seven segment display available as common anode (positive) or common cathode (ground). In case of common anode, output of the decoder should be active low i.e. negative logic. Logic is available to make display blank in case of 0, useful in leading zero in an integer, for example 005.



One digit BCD adder

Four bit binary adder can be used to perform additions of BCD. Simple addition will not give correct results. If a carry is obtained in the decimal addition then the output is to be corrected by adding 6 in the second adder.

$$3+4 = 7$$

0100 (4)

0011 (3)

0111

0000 (0)

0111

$$6+4 = 10$$

0110 (6)

0100 (4)

1010

0110 (6)

10000

$$6+6 = 12$$


0110 (6)

0110 (6)

1100

0110 (6)

10010




Digital Circuits

Sequential Logic


Digital circuit classification

Mainly two type of classification in digital circuits. *Combinational logic* circuits and *Sequential logic* circuits. Combinational logic circuits only depends on the combination of the gates. Output at any time are determined from the present combination of inputs. Where as sequential logic circuit depends on the combination of gates and sequence of input, it is history dependent. Sequential circuit employs storage elements in addition to logic gates.



Sequential Logic


It is a combination of combinational digital circuits. The output depends on the input sequence. The output depends on the past history and it is given in some form of feed back to the input.



Asynchronous & Synchronous



Asynchronous: A sequential circuits whose output depends upon the sequence of input signals. Output will be affected whenever input changes.

Synchronous: A sequential circuits whose output can be defined from the knowledge of timing signal. Output will be affected only during timing signal. In general timing signal is called as clock signal.






Edge triggered flip flops

Clock signal: Output changes only during the transition of the signal. Rising edge or falling edge. After the transition output is immune to any input changes.




Clock signal

It is a periodic train of clock pulses, generated by system clock and used for synchronization of the events. Or the outputs are affected only by application of clock pulse. Output will change with 0, or 1 or rising edge or falling edge.



NOR operations

NOT-OR operation is known as NOR. It is OR gate followed by a NOT gate. Complemented output of OR gate. Standard symbol is OR gate with a bubble.




$$Y = \overline{A + B + C + \dots N}$$

<i>Inputs</i>		<i>Output</i>
<i>A</i>	<i>B</i>	<i>Y</i>
0	0	1
0	1	0
1	0	0
1	1	0

Truth table for a two input NOR gate

Sequential Logic - NOR



(a) Logic diagram



S	R	Q	Q'	
1	0	1	0	
0	0	1	0	(after $S = 1, R = 0$)
0	1	0	1	
0	0	0	1	(after $S = 0, R = 1$)
1	1	0	0	

(b) Truth table

Q'						
Q						
R						
S						

NAND operations

NOT-AND operation is known as NAND, it is a AND gate followed by a NOT gate. Complemented output of AND. Standard symbol is AND with bubble.





$$Y = \overline{A \cdot B \cdot C \cdot \dots N}; Y = \overline{ABC \dots N}$$

Inputs		Output
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Truth table for a NAND gate

Sequential Logic




(a) Logic diagram

S	R	Q	Q'	
1	0	0	1	
1	1	0	1	(after $S = 1, R = 0$)
0	1	1	0	
1	1	1	0	(after $S = 0, R = 1$)
0	0	1	1	

(b) Truth table


Sequential Logic



(a) Logic diagram

S	R	Q	Q'	
1	0	1	0	
0	0	1	0	(after $S = 1, R = 0$)
0	1	0	1	
0	0	0	1	(after $S = 0, R = 1$)
1	1	0	0	X

(b) Truth table





(a) Logic diagram

S	R	Q	Q'	
1	0	0	1	
1	1	0	1	(after $S = 1, R = 0$)
0	1	1	0	
1	1	1	0	(after $S = 0, R = 1$)
0	0	1	1	X

(b) Truth table



Bounce elimination switch

Mechanical switches have bouncing characteristics- multiple contacts. It also means multiple change in state. Switch position decides 1 as input to one of the terminals. At $t = 0$, switch is thrown from A to B. At $t=0+ \bar{S}$ will be V_{cc} and at time $t_1 \bar{R}$ will be 0. In this position output is immune to any change at \bar{R} and hence even at t_2, t_3 etc previous output is maintained.




Master-slave flip flop


Output is isolated from the input by applying out of phase clock signal (positive level triggered)






Edge triggered flip flops



S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1




(a) With $CP = 0$




(b) With $CP = 1$




Edge triggered flip flops



S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1




(a) With CP = 0




(b) With CP = 1


Edge triggered flip flops





S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1




(a) With $CP = 0$




(b) With $CP = 1$




Edge triggered flip flops





S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1



(a) With CP = 0




(b) With CP = 1



J-K flip-flop


Both the inputs can be high in case of J-K flip flop



Symbol of J-K flip flop

Inputs		Output
J_n	K_n	Q_{n+1}
0	0	Q_n
1	0	1
0	1	0
1	1	\bar{Q}_n


Truth table for J-K flip flop



J-K flip flop using NAND gates

Counters


Digital counters are used for counting the number of events. n-flip flop can count 2^n number. A 3-bit counter can count from 0 to 7. Flip-flop used are toggle type, toggles the output at falling edge.



3-bit counter using flip-flops

Counters

The output of Q_0 (LSB) changes at every falling edge of the input pulse. The output of Q_1 changes at every falling edge of Q_0 and so on. The output at \times is 100 (i.e. 4). A decoder circuit is required to get the decimal number.



Wave form of a counter

Input-output for different conditions

a) Clock


b) Input signal

c) Positive edge trig

d) Positive level trig


e) Negative edge trig

f) Master-slave J-K
 Q_M - Master and Q -
slave, ($K=1$)



Registers


A register is a group of flip-flops to store a group of bits (word). For storing n -bit word n flip-flops are required. Data is applied at D -inputs and output is available at Q with the rising edge of the pulse. Preset and clear is used to set or reset the output.



Data representation

Serial data - one bit at a time or with every clock pulse. One signal line is sufficient. More clock pulses for a given data.

Parallel data - many bits at a time and same number of lines as number of bits. In one clock pulse a word can be represented.



a) Serial form b) 4-bit parallel form

Registers


Registers are classified depending upon the way input is given and output is retrieved. Four possible mode of operations :

- 1) Serial-in, serial-out (SISO)
- 2) Serial-in, parallel-out (SIPO)
- 3) Parallel-in, serial-out (PISO)
- 4) Parallel-in, parallel-out (PIPO)

A register which can work in all the above four modes is called as universal register

Shift register


Master-slave flip-flops are cascaded to form shift register. The circuit shown is a universal shift register. Generally, preset is set high to make output 0, before data transfer. After this data is fed serial or parallel, depending on requirements.



5 bit universal register

Shift register

Data 10110 is at serial input and seen at parallel output after 5 clock pulses. It is shown how the data shifts with clock pulse.



Waveform of shift registers for serial input