

## Problem (Time to solve - 10 min)

Find the gain of the circuits. Assume ideal op-amp.



Design an OpAmp circuit. Input voltage range 0.3V-1.0V output voltage 0.5 V to 4.5 V.

## **Clocked RS Flip-flop**




Mode	Inputs			Outputs	
of operation	CLK	S	R	QQ	
Hold	-7-	0	0	no change	
Reset		0	1	0 1	
Set	~~	1	0	1 0	
Prohibited		1	1	1 1	


\_\_\_ = positive clock pulse

(a) Wired using NAND gates

(b) Truth table



## **Clocked RS Flip-flop**




(a)	Wired	using	NAND	gates
-----	-------	-------	------	-------

Mode	Inputs			Outputs	
of operation	CLK	S	R	Q Q	
Hold	~	0	0	no change	
Reset		0	1	0 1	
Set	~~	1	0	1 0	
Prohibited		1	1	1 1	

\_\_\_ = positive clock pulse

(b) Truth table



## **Clocked JK Flip-flop**

