COMPUTER SYSTEMS ORGANIZATION (CONT.)

THERE'S BEEN A LOT OF CONFUSION OVER 1024 VS 1000, KBYTE VS KBIT, AND THE CAPITALIZATION FOR EACH. HERE, AT LAST, IS A SINGLE, DEFINITIVE STANDARD:

KILOBYTE 908 BYTES FOR MARKETING REASONS V.B. BAKER'S 1152 BYTES 9 BITS TO THE BYTE SINCE				
KIS KILLUSYTE 1000 BYTES YEARS, 1024 OTHERWISE KB KELLY-BOOTLE 1012 BYTES COMPROMISE BETWEEN 1000 AND 1024 BYTES 1000 AND 1024 BYTES 1000 AND 1024 BYTES 1004 BYTES 1004 BYTES COMPANTING KIS KILLOBYTE 1023-937528 CALCULATED ON PENTILLY FINITUM FERU KB KILLOBYTE CURRENITY SHRINKS BY 4 BYTES EACH YEAR 1005 BYTES BY BYTES EACH YEAR 1005 BYTES BYTES BYTES BYTES COMPANTING REASONS	SYMBOL	NAME	SIZE	NOTES
KIB IMAGINARY KILOBYTE 1024 97 ISST 1000 AND 1024 BYTES KIB IMAGINARY KILOBYTE 1024 97 ISST 1000 AND 1024 BYTES KID INTEL KILOBYTE 1023-937528 CALCULATED ON PENTIUM FIPU. KID RIMMAKER'S KILOBYTE 908 BYTES FOR MARKETING REASONS	kB	KILOBYTE		
KILDBYTE 1024-97-187TES COMPATING KD INTEL 1023-937528 CALCULATED ON PENTIUM FRU KILDBYTE CURRENILY SHRINKS BY 4 BYTES EACH YEAR KILDBYTE 908 BYTES FOR MARKETING REASONS VR. BAKERS 1152 BYTES 9 BITS TO THE BYTE SINCE	KB		1012 BYTES	
KO KILOBYTE BYTES PENTIUM FPU. Kb DRIVEMAKERS CURRENILY SHRINKS BY 4 BYTES EACH YEAR FOR MARKETING REASONS LIB. BAKERS LIB. BYTES 9 BITS TO THE BYTE SINCE	K iB		1024 JFT BYTES	
KILOGYTE 908 BYTES FOR MARKETING REASONS VB. BAKER'S 1152 BYTES 9 BITS TO THE BYTE SINCE	kЬ			
	Кь	0		SHRINKS BY 4 BYTES EACH YEAR FOR MARKETING REASONS
	KBa		1152 BYTES	9 BITS TO THE BYTE SINCE YOU'RE SUCH A GOOD CUSTOMER

https://xkcd.com/394/

LEARNING OBJECTIVES

- Input and Output
- · How the computer works putting it all together
- Machine code
- · The textbook's machine architecture
- Show the sequence of steps, using the book's notation, in the fetch, decode, and execute cycle to perform a typical instruction

FIGURE 5.3 Memory Control unit Input-Output Components of the Von Neumann architecture

INPUT / OUTPUT


- · Input/output (I/O) connects the processor to the outside world
 - Humans: keyboard, monitor, etc.
 - · Data storage: hard drive, DVD, flash drive
 - Other computers: network
- RAM = volatile memory (gone without power)
- Mass storage systems = nonvolatile memory
 - Direct access storage devices (DASDs)
 - Sequential access storage devices (SASDs)

DIRECT ACCESS (RANDOM ACCESS)

DASDs

- Disks: Hard drives and optical media (CDs/DVDs)
 - · Tracks: concentric rings around the disk surface
 - Sectors: fixed size segments of tracks, unit of retrieval
 - · Time to retrieve data based on
 - . Seek time
 - Latency
 - Transfer time
- Other nondisk DASDs: flash memory and solid-state drives(random access mass storage)

SPINNING DISK



WE THOUGHT MEMORY WAS SLOW

- DASDs and SASDs are orders of magnitude slower than RAM: (microseconds or milliseconds).
- I/O Controller manages data transfer with slow I/O devices, freeing processor to do other work.
 - DMA (Direct Memory Access) controllers mean that data can go to and from memory directly from a device without going through the processor (CPU)
- Controller sends an interrupt signal to processor when I/O task is done.


Processor Memory Memory Mo buffer VO controller Control/Logic Organization of an VO controller

THE COMPONENTS OF A COMPUTER SYSTEM I/O AND MASS STORAGE

PUTTING THE PIECES TOGETHER

- · Combine previous pieces: Von Neumann machine
- Fetch/decode/execute phase
 - Machine repeats until HALT instruction or error
 - Also called Von Neumann cycle
- · Fetch phase: get next instruction from memory
- Decode phase: instruction decoder gets op code
- · Execute phase: different for each instruction

OUR VON NEUMANN COMPUTER



The Control and ALU units are in the CPU

What are condition codes?

MACHINE CODE

- All instructions (opcodes) and operands (register, numbers or memory addresses) are stored as binary numbers
- If we write code like this we are working in machine code
- Machine code is immediately "understandable" to the computer but is a pain for humans
- e.g. If the opcode for ADD is 0001 and we have 16 registers we could encode the instruction ADD R5 to R6 and store the result in R2 as

opcode	operand 1	operand 2	operand 3
0001	0101	0110	0010

ASSEMBLY CODE


- If we have to work at the machine code level we can use mnemonics for opcodes and names for registers and memory locations
 - this is assembly code (more on this shortly), but the important thing is that it is mostly just a more human readable form of machine code
- An address is still just a number but we could use labels like X, Y or Z (or better still COUNT, TOTAL, ANSWER etc.) where each label corresponds to a number
- Because instructions and data are stored in the same memory in a Von Neumann architecture machine, we can label instruction addresses with labels too
- It is common to refer to registers as Rx, where x is a number from 0

TEXTBOOK MACHINE ARCHITECTURE

- There are only a small number (16) of instructions in the textbook machine language
- · And only one register we can use as an operand
 - We can call this R, but in reality since there is only one of these registers we normally just assume we are using R
 - i.e. instead of saying ADD X,R meaning add the value of X to R we can say ADD X (and this will still mean add the value of X to R)

13

DATA AND INSTRUCTIONS



NOTATION FOR INSTRUCTIONS

Notation for computer's behavior

CON(A)	Contents of memory cell A
$A \to B$	Send value in register A to register B (special registers: PC, MAR, MDR, IR, ALU, R, GT, EQ, LT, +1)
FETCH	Initiate a memory fetch operation
STORE	Initiate a memory store operation
ADD	Instruct the ALU to select the output of the adder circuit
SUBTRACT	Instruct the ALU to select the output of the subtract circuit

FETCH AND DECODE

Fetch phase

1. $PC \rightarrow MAR$ Send address in PC to MAR

2. FETCH Initiate fetch, data to MDR

3. MDR \rightarrow IR Move instruction in MDR to IR

4. $PC + 1 \rightarrow PC$ Add one to PC

Decode phase

1. $IR_{op} \rightarrow instruction$ decoder (the IR_{op} means the opcode bits of the IR)

OUR INSTRUCTION SET

Binary Op Code	Operation	Meaning	
0000	LOADX	$CON(X) \rightarrow R$	
0001	STORE X	$R \rightarrow CON(X)$	
0010	CLEAR X	$0 \rightarrow CON(X)$	
0011	ADD X	$R + CON(X) \rightarrow R$	
0100	INCREMENT X	$CON(X) + 1 \rightarrow CON(X)$	
0101	SUBTRACT X	$R - CON(X) \rightarrow R$	
0110	DECREMENT X	$CON(X) - 1 \rightarrow CON(X)$	
0111	COMPARE X	if $CON(X) > R$ then $GT = 1$ else 0	
		if $CON(X) = R$ then $EQ = 1$ else 0	
		if $CON(X) < R$ then $LT = 1$ else 0	
1000	JUMP X	Get the next instruction from memory location X.	
1001	JUMPGT X	Get the next instruction from memory location X if $GT = 1$.	
1010	JUMPEQ X	Get the next instruction from memory location X if $EQ = 1$.	
1011	JUMPLT X Get the next instruction from memory location X if $LT = 1$.		
1100	JUMPNEQ X	Get the next instruction from memory location X if EQ = 0.	
1101	INX	Input an integer value from the standard input device and store into memory cell X.	
1110	OUT X	Output, in decimal notation, the value stored in memory cell X.	
1111	HALT	Stop program execution.	

7

EXECUTE EXAMPLES

Execution phase

LOAD X meaning $CON(X) \rightarrow R$

1. $IR_{addr} \rightarrow MAR$ Send address X to MAR

What is the IRaddr?

2. FETCH Initiate fetch, data to MDR

3. MDR \rightarrow R Copy data in MDR into R

What is R?

this is more complicated

than the compare for

equality circuit we saw

earlier

STORE X meaning $R \rightarrow CON(X)$

1. IR_{addr} → MAR Send address X to MAR

2. R → MDR Send data in R to MDR

3. STORE Initiate store of MDR to X

18

MORE EXECUTE EXAMPLES

ADD X meaning $R + CON(X) \rightarrow R$

1. $IR_{addr} \rightarrow MAR Send address X to MAR$

2. FETCH Initiate fetch, data to MDR

3. $MDR \rightarrow ALU$ Send data in MDR to ALU

4. $R \rightarrow ALU$ Send data in R to ALU

5. ADD Select ADD circuit as result

6. ALU \rightarrow R Copy selected result to R Does this change the value at X?

JUMP X meaning get next instruction from X

1. $IR_{addr} \rightarrow PC$ Send address X to PC

What about PC + 1?

MORE EXECUTE EXAMPLES

COMPARE X meaning:

if CON(X) > R, then GT = 1, else 0

if CON(X) = R, then EQ = 1, else 0

if CON(X) < R, then LT = 1, else 0

 $_{1.IR_{addr}} \rightarrow MAR$ Send address X to MAR

2.FETCH Initiate fetch, data to MDR

3.MDR → ALU Send data in MDR to ALU

 $4.R \rightarrow ALU$ Send data in R to ALU

5.SUBTRACT Evaluate CON(X) – R

Sets EQ, GT, and LT

00

MORE EXECUTE EXAMPLES

JUMPGT X meaning:

if GT = 1, then jump to X,

else continue to next instruction

1. IF GT = 1 THEN $IR_{addr} \rightarrow PC$

Take some of the remaining instructions and see if you can produce the execute steps for them