### **Scoreboard Example**

F0

FU

F2


Clock

```
k Issue Read Exec Write
Instruction status:
                               Oper Comp Result
   Instruction
   LD
                 34+
                     R2
            F6
                 45+ R3
   LD
            F2
   MULTD
            F0
                 F2
                     F4
   SUBD
            F8
                 F6
                    F2
   DIVD
            F10
                 F0
                     F6
   ADDD
            F6
                 F8
                     F2
Functional unit status:
                                              SI
                                                    S2
                                                                      Fj?
                                      dest
                                                         FU
                                                                FU
                                                                            Fk?
                                       Fi
                                              Fi
                                                    Fk
                                                                Ok
                                                                       R_i
                                                                             Rk
                                                          Oi
                         Busy
                                Op
            Time Name
                           No
                 Integer
                           No
                 Mult1
                           No
                 Mult2
                           No
                 Add
                           No
                 Divide
Register result status:
```


F4

F6 F8 F10 F12

F30



#### Functional unit status:



S1

*S*2


FU

FU


Fi?

Fk?


#### Register result status:



dest



#### Functional unit status:



S1

*S*2


FU

FU

Fj?

Fk?

#### Register result status:




dest


Issue 2nd LD?

```
Read
                                     Exec
                                            Write
Instruction status:
                                     Comp Result
   Instruction
                      k
                         Issue Oper
                 34+
   ID
            F6
                    R2
                 45+ R3
   LD
            F2.
   MULTD
           F0
                F2
                    F4
   SUBD
            F8
                 F6
                    F2
   DIVD
            F10
                F0
                    F6
   ADDD
            F6
                F8
                    F2
                                                                      Fj?
Functional unit status:
                                             S1
                                                   S2
                                                         FU
                                                                            Fk?
                                      dest
                                                               FU
                                       Fi
                                                   Fk
                                                                Ok
                                                                      Ri
                                                                            Rk
                                             Fi
                                                          Oi
                         Busy
                                Op
            Time Name
                                                    R2
                 Integer
                          Yes
                                Load
                                       F6
                                                                             No
                 Mult1
                          No
                 Mult2
                          No
                 Add
                          No
                 Divide
                          No
Register result status:
   Clock
                          F0
                                F2
                                      F4
                                             F6
                                                   F8
                                                        F10 F12
                                                                           F30
                                            Integer
                     FU
       3
```

Issue MULT?



#### Functional unit status:



SI

*S2* 


FU

FU

Fj?

Fk?


#### Register result status:



dest

```
Read Exec Write
Instruction status:
   Instruction
                         Issue Oper Comp Result
                 34+
                    R2
   LD
            F6
                 45+ R3
   LD
            F2
   MULTD
            F0
                F2
                    F4
   SUBD
            F8
                 F6
                    F2
   DIVD
            F10
                 F0
                    F6
   ADDD
            F6
                 F8
                    F2
```

Functional unit status:



SI

*S*2

FU


FU

Fk?


Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
5	FU		Integer							

dest



Clock 
$$F0$$
  $F2$   $F4$   $F6$   $F8$   $F10$   $F12$  ...  $F30$   $FU$  Mult1 Integer



#### Register result status:

Clock 
$$F0$$
  $F2$   $F4$   $F6$   $F8$   $F10$   $F12$  ...  $F30$   $FU$  Mult1 Integer Add

Read multiply operands?

# Scoreboard Example: Cycle 8a (First half of clock cycle)

	- (-	11 31	Ha		1 GIG	OK O	<del>y 610</del>	•					
Ins	struction	stati	ıs:			Read	Exec	Write					
	Instruction	1	j	k	Issue	Oper	Comp	Result					
	LD	F6	34+	R2	1	2	3	4	-				
	LD	F2	45+	R3	5	6	7						
	MULTD	F0	F2	F4	6								
	SUBD	F8	F6	F2	7								
	DIVD	F10	F0	F6	8								
	ADDD	F6	F8	F2		_	-	G 1	<b>~</b>	<b></b>	<b></b>	<b>T</b> .0	<b>T</b> 0
Fu	nctional	unit	stati	us:	Busy	Op	dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
		Time	Nam	e			Fi	Fj	Fk	Qj	Qk	Rj	Rk
			Inte	eger	Yes	Load	F2		R3				No
			Mu]	lt1	Yes	Mult	F0	F2	F4	Integer		No	Yes
			Mul	lt2	No								
			Add	l	Yes	Sub	F8	F6	F2		Integer	Yes	No
			Div	ide	Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
8	FU	Mult1	Integer			Add	Divide			

# Scoreboard Example: Cycle 8b (Second half of clock cycle)

(S	ecc	ond	ha	If of	cloc	k cy	cle)	
Instruction							Write	
Instruction	ı	j	k	Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6				
SUBD	F8	F6	F2	7				
DIVD	F10	F0	F6	8				
ADDD	F6	F8	F2			•	<b>~ 1</b>	
Functional	unit	stati	us:	Busy	Op	dest	SI	S2
	Time	Nam	e			Fi	Fj	Fk

Integer	No							
Mult1	Yes	Mult	F0	F2	F4		Yes	Yes
Mult2	No							
Add	Yes	Sub	F8	F6	F2		Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1	No	Yes

FU

Qj

FU

Qk

Fj?

Rj

Fk?

Rk

#### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 
$$FU$$
 Mult1 Add Divide

Instruction	stati	us:			Read	Exec	Write					
Instruction	1	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9							
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functional	unit	stati	us:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	Nam	e									ı
		Inte	ger	Busy	Op	<i>Fi</i>	Fj	Fk	Qj	Qk	Rj	Rk
Note	10	) Mult	•	No								
Remaining	]	Mult2		Yes	Mult	F0	F2	F4			Yes	Yes
	,	2 Add		No								
		Div	ide	Yes	Sub	F8	F6	F2			Yes	Yes
				Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
9	FU			Add	Divide					

Read operands for MULT & SUB? Issue ADDD?

						_						
Instruction	stati	ıs:			Read	Exec	Write					
Instruction	1	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	<b>R</b> 3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9							
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functional	unit	stati	us:			dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
	Time	Nam	e								1 1	
		Integ	ger	Busy	Qp	<i>Fi</i>	Fj	Fk	Qj	Qk	Rj	Rk
	Ç	9 Mult	:1	No								
		Mult	t2	Yes	Mult	F0	F2	F4			No	No
	]	l Add		No								
		Div	ide	Yes	Sub	F8	F6	F2			No	No
			-	Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
10	FU			Add	Divide					

Instruction	stati	us:			Read	Exec	Write					
Instruction	n	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11						
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functional	l unit	stat	us:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	Nam	e									
		Integ	ger	Busy	Qp	<i>Fi</i>	Fj	Fk	Qj	Qk	$R_j$	Rk
	{	3 Mult	_	No								
		Mul		Yes	Mult	F0	F2	F4			No	No
	(	) Add		No								
	·	Div		Yes	Sub	F8	F6	F2			No	No
		D1V	100	Yes	Div	F10	F0	F6	Mult1		No	Yes
-					_					_		

#### Register result status:

Clock	_	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
11	FU			Add	Divide					

Instruction	stati	ıs:			Read	Exec	Write					
Instruction	1	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
Functional	unit	stati	us:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	Nam	e								1 1	I
		Integ	ger	Busy	Qp	<i>Fi</i>	Fj	Fk	Qj	Qk	Rj	Rk
	7	7 Mult	:1	No								
		Mul	2	Yes	Mult	F0	F2	F4			No	No
		Add		No								
		Divi	de	No								
				Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
12	FU				Divide					

Read operands for DIVD?

							•						
In	struction	stati	ıs:			Read	Exec	Write					
	Instruction	1	j	k	Issue	Oper	Comp	Result					
	LD	F6	34+	R2	1	2	3	4	_				
	LD	F2	45+	R3	5	6	7	8					
	MULTD	F0	F2	F4	6	9							
	SUBD	F8	F6	F2	7	9	11	12					
	DIVD	F10	F0	F6	8								
	ADDD	F6	F8	F2	13								
					:		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
$F\iota$	unctiona	ıl uni	it sto	atus									
		Time	Nam	ı e	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
			Inte	ger	No								
		$\epsilon$	6 Mul	t1	Yes	Mult	F0	F2	F4			No	No
			Mul	t2	No								
			Add		Yes	Add	F6	F8	F2			Yes	Yes
			Divi	ide	Yes	Div	F10	F0	F6	Mult1		No	Yes
$R\epsilon$	egister r	esult	stat	tus:									
	Clock				F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
	13			FU	Mult1			Add		Divide			

Instructio	n stati	ıs:			Read	Exec	Write					
Instruction	on	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14							
				•		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Function	it sto	atus										
	Time	Nam	ı e	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
	4	5 Mul	t1	Yes	Mult	F0	F2	F4			No	No
		Mul	t2	No								
	2	2 Add		Yes	Add	F6	F8	F2			Yes	Yes
		Div	ide	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register	result	stat	tus:									
Clock				_F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
14			FU	Mult1			Add		Divide			

						_						
Instruction	stati	us:			Read	Exec	Write					
Instruction	ı	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14							
				•		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Functiona	lun	it sta	atus									
	Time	e Nan	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
	4	4 Mul	t1	Yes	Mult	F0	F2	F4			No	No
		Mul	t2	No								
		1 Add	l	Yes	Add	F6	F8	F2			No	No
		Div	ide	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	esult	t stat	tus:									
Clock				F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
15			FU	Mult1			Add		Divide			

Instruc	tion	stati	ıs:			Read	Exec	Write					
Instru	uction	1	j	k	Issue	Oper	Comp	Result					
LD		F6	34+	R2	1	2	3	4	_				
LD		F2	45+	R3	5	6	7	8					
MUL	TD	F0	F2	F4	6	9							
SUB	D	F8	F6	F2	7	9	11	12					
DIV	D	F10	F0	F6	8								
ADD	DD	F6	F8	F2	13	14	16						
					:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Functi	ona	l uni	it sto	atus									
		Time	Nam	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
			Inte	ger	No								
		3	3 Mul	t1	Yes	Mult	F0	F2	F4			No	No
			Mul	t2	No								
		(	) Add		Yes	Add	F6	F8	F2			No	No
			Divi	ide	Yes	Div	F10	F0	F6	Mult1		No	Yes
Regist	er re	esult	stat	tus:									
Clo	ck				_F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
1	6			FU	Mult1			Add		Divide			

Instruction	stati	ıs:			Read	Exec	Write					
Instruction	1	j	k	Issue	Oper	Comp	Result	<b>.</b>				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	<b>R3</b>	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8					WA	R Haz	ard!	
ADDD	F6	F8	F2	13	14	16						
Functiona	ıl uni	it sto	atus.	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	Nam	ı e	Busy	Op	Fi	Fj	Fk	<u>Qj</u>	Qk	$R_j$	Rk
		Inte	ger	No								
		2 Mul	t1	Yes	Mult	F0	F2	F4			No	No
		Mul	t2	No								
		Add		Yes	Add	F6	F8	ΓΖ			No	NO
		Divi	ide	Yes	Div	E10	F0	<u>F6</u>	Muiti		No	Yes
Register r	esult	stat	tus:									
Clock				_ <i>F0</i>	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12	• • •	<i>F30</i>
17			FU	Mult1			Add		Divide			

Why not write result of ADD???

						_						
Instructio	on stati	us:			Read	Exec	Write					
Instruct	ion	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	R3	5	6	7	8					
MULTI	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
				:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Function	ial un	it sta	atus									
	Time	e Nan	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
		1 Mul	t1	Yes	Mult	F0	F2	F4			No	No
		Mul	t2	No								
		Add	[	Yes	Add	F6	F8	F2			No	No
		Div	ide	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register	result	t stai	tus:									
Cloc	ζ.			F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
18			FU	Mult1			Add		Divide			

Ins	struction	stati	ıs:			Read	Exec	Write					
	Instruction	ı	j	k	Issue	Oper	Comp	Result					
	LD	F6	34+	R2	1	2	3	4	_				
	LD	F2	45+	R3	5	6	7	8					
	MULTD	F0	F2	F4	6	9	19						
	SUBD	F8	F6	F2	7	9	11	12					
	DIVD	F10	F0	F6	8								
	ADDD	F6	F8	F2	13	14	16						
					:		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Fu	inctiona	l uni	it sto	atus									
		Time	Nam	ı e	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
			Inte	ger	No								
		(	) Mul	t1	Yes	Mult	F0	F2	F4			No	No
			Mul	t2	No								
			Add		Yes	Add	F6	F8	F2			No	No
			Divi	ide	Yes	Div	F10	F0	F6	Mult1		No	Yes
Re	egister r	esult	stat	tus:									
	Clock				F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
	19			FU	Mult1			Add		Divide			

							_						
In	struction	statı	ıs:			Read	Exec	Write					
	Instruction	1	j	k	Issue	Oper	Comp	Result					
	LD	F6	34+	R2	1	2	3	4					
	LD	F2	45+	R3	5	6	7	8					
	MULTD	F0	F2	F4	6	9	19	20					
	SUBD	F8	F6	F2	7	9	11	12					
	DIVD	F10	F0	F6	8								
	ADDD	F6	F8	F2	13	14	16						
					:		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
$F\iota$	unctiona	el uni	it sto	atus									
		Nam	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
			Inte	ger	No								
			Mul	t1	No								
			Mul	t2	No								
			Add		Yes	Add	F6	F8	F2			No	No
			Divi	ide	Yes	Div	F10	F0	F6			Yes	Yes
Re	egister r	esult	stat	tus:									
	Clock				_F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	<i>F12</i>	•••	F30
	20			FU				Add		Divide			

Instruction	on stai	us:			Read	Exec	Write					
Instruct	ion	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	R3	5	6	7	8					
MULT]	) F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21							
ADDD	F6	F8	F2	13	14	16						
				:		dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Function	nal un	it sta	atus									
	Tim	e Nan	ne	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
		Mul	lt1	No								
		Mul	lt2	No								
		Add	l	Yes	Add	F6	F8	F2			No	No
		Div	ide	Yes	Div	F10	F0	F6			Yes	Yes
Register	rocul	t sta	t11 a •									
		ı sıa	ius.	EO	E2	EA	E6	$\mathbf{r}_{0}$	E10	E12		E20
Cloc	K			F0	<u>F2</u>	<i>F4</i>	<u>F6</u>	<i>F8</i>	F10	<i>F12</i>	•••	<i>F30</i>
21			FU				Add		Divide			

• WAR Hazard is now gone...


						_						
Instruction	stati	ıs:			Read	Exec	Write					
Instruction	ı	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21							
ADDD	F6	F8	F2	13	14	16	22					
				•		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Functiona	ıl uni	it sto	itus									
	Time	Nam	<i>ie</i>	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
		Mul	t1	No								
		Mul	t2	No								
		Add		No								
	39	) Divi	de	Yes	Div	F10	F0	F6			No	No
Register r	esult	stat	tus:									
Clock				$_{-}F0$	F2	F4	<i>F6</i>	F8	F10	F12	• • •	F30
22			FU						Divide			

# Faster than light computation (skip a couple of cycles)

Instruction	stati	ıs:			Read	Exec	Write					
Instruction	1	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21	61						
ADDD	F6	F8	F2	13	14	16	22					
				:		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Functiona	ıl uni	it sto	atus									
	Time	Nam	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
		Mul	t1	No								
		Mul	t2	No								
		Add		No								
	(	) Divi	ide	Yes	Div	F10	F0	F6			No	No
Register r	esult	stat	tus:									
Clock				F0	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30
61			FU						Divide			

Instruction status:					Read	Exec	Write					
Instruction		j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4	_				
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21	61	62					
ADDD	F6	F8	F2	13	14	16	22					
				•		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Functional unit status												
Time Name Bus			Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer			No								
		Mul	t1	No								
		Mul	t2	No								
		Add		No								
		Divi	ide	No								
Register result status:												
Clock				F0	F2	F4	<i>F6</i>	F8	F10	F12	• • •	F30
62			FU									

## **Review: Scoreboard Example: Cycle 62**



• In-order issue; out-of-order execute & commit


#### **CDC 6600 Scoreboard**

- □ Speedup 1.7 from compiler; 2.5 by hand BUT slow memory (no cache) limits benefit
- □ Limitations of 6600 scoreboard:
  - No forwarding hardware
  - Limited to instructions in basic block (small window)
  - Small number of functional units (structural hazards), especially integer/load store units
  - Do not issue on structural hazards
  - Wait for WAR hazards
  - Prevent WAW hazards

#### **Another Dynamic Algorithm: Tomasulo Algorithm**

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- □ Differences between IBM 360 & CDC 6600 ISA
  - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
  - IBM has 4 FP registers vs. 8 in CDC 6600
  - IBM has memory-register ops
- Why Study? lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...

## **Tomasulo Organization**



Common Data Bus (CDB)

### Tomasulo Algorithm vs. Scoreboard

- Control & buffers <u>distributed</u> with Function Units (FU) vs. centralized in scoreboard;
  - FU buffers called "<u>reservation stations</u>"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called <u>register renaming</u>;
  - avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

## **Reservation Station Components**

Op: Operation to perform in the unit (e.g., + or –)

Vj, Vk: Value of Source operands

Store buffers has V field, result to be stored

Qj, Qk: Reservation stations producing source registers (value to be written)

- Note: No ready flags as in Scoreboard; Qj,Qk=0 => ready
- Store buffers only have Qi for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

## **Three Stages of Tomasulo Algorithm**

1.Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).

2. Execution—operate on operands (EX)

When both operands ready then execute; if not ready, watch Common Data Bus for result

3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units; mark reservation station available

- Normal data bus: data + destination ("go to" bus)
- □ Common data bus: data + source ("come from" bus)
  - 64 bits of data + 4 bits of Functional Unit <u>source</u> address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast


# **Tomasulo Example**

Instruction		Exec	Write							
Instruction		$\dot{j}$	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2					Load1	No	
LD	F2	45+	R3					Load2	No	
MULTD	F0	F2	F4					Load3	No	
SUBD	F8	F6	F2							
DIVD	F10	F0	F6							
ADDD	F6	F8	F2							
Reservation Stations:					S 1	S2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No		-		-		]	
		Add2	No							
		Add3	No							
		Mult1	No							
		Mult2	No							


#### Register result status:


Clock		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
0	FU									

## **Tomasulo Example Cycle 1**



#### Register result status:





Note: Unlike 6600, can have multiple loads outstanding

Instruction	n sta	tus:			Exec	Write				
Instruction		$\dot{J}$	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3			Load1	Yes	34+R2
LD	F2	45+	R3	2				Load2	Yes	45+R3
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2							
DIVD	F10	F0	F6							
ADDD	F6	F8	F2							
Reservation	on St	ation	s:		S 1	S 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No						•	
		Mult1	Yes	MULTD		R(F4)	Load2			
		Mult2	No						•	

Clock		_F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
3	FU	Mult1	Load2		Load1					

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1?

Instructio	n sta	tus:			Exec	Write						
Instruction	ı	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R3		
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Reservation	on St	ations	<b>:</b>		SI	<i>S</i> 2	RS	RS				
	Time	Name	Busy	O p	Vj	Vk	Qj	Qk				
		Add1	Yes	SUBD	M(A1)			Load2				
		Add2	No									
		Add3	No									
		Mult1	Yes	MULTD		R(F4)	Load2					
		Mult2	No						]			
Register r	esult	statu	s:									
Clock				F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30

M(A1)

Add1

Load2 completing; what is waiting for Load2?

Load2

Mult1

Instruction	n stai	tus:			Exec	Write				
Instruction		j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4						
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2							
Reservatio	n Sta	ations	:		S I	<i>S</i> 2	RS	RS		

# Time Name Busy Op Vj Vk Qj Qk 2 Add1 Yes SUBD M(A1) M(A2) Add2 No Add3 No 10 Mult1 Yes MULTD M(A2) R(F4) Mult2 Yes DIVD M(A1) Mult1

Clock		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2			

Instructio	n sta	tus:			Exec	Write						
Instruction	ı	j	k	Issue	Comp	Result			Busy	Address	_	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reservati	on St	ations	:		S1	<i>S</i> 2	RS	RS				
	Time	Name	Dugn	Op	Vi	Vk	Qi	Qk				
	1 till C	name	<u>Dusy</u>	<u> </u>	<u> </u>	V /C	<u> </u>	Qκ	7			
		Add1	Yes	-	M(A1)		<u> </u>	Qκ				
				-				<u> </u>				
		Add1	Yes	SUBD		M(A2)		<u> </u>				
	1	Add1 Add2	Yes Yes No	SUBD	M(A1)	M(A2) M(A2)		<u> </u>				
	1	Add1 Add2 Add3	Yes Yes No	SUBD ADDD	M(A1)	M(A2) M(A2) R(F4)		Ų K				
Register 1	9	Add1 Add2 Add3 Mult1 Mult2	Yes Yes No Yes Yes	SUBD ADDD MULTD	M(A1)	M(A2) M(A2) R(F4)	Add1	Ų K				
Register 1 Clock	9	Add1 Add2 Add3 Mult1 Mult2	Yes Yes No Yes Yes	SUBD ADDD MULTD	M(A1)	M(A2) M(A2) R(F4)	Add1	F8	F10	F12		F30

• Issue ADDD here vs. scoreboard?

Instructio	on stat	tus:			Exec	Write						
Instructio	n	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7							
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6		_						
Reservati					S1	S2	RS	RS				
		Name	•		$V_j$	$\frac{Vk}{100000000000000000000000000000000000$	<u>Qj</u>	Qk	7			
	Ü	Add1	Yes	SUBD	M(A1)	M(A2)	A 1 1 1					
		Add2	Yes	ADDD		M(A2)	Addl					
	0	Add3	No	MIII TO	MAAAA	D (E4)						
	8	Mult1		MULTD	M(A2)		N.C. 1/1					
		Mult2	Yes	DIVD		M(A1)	Mult1		_			
Register	result	status	s:									
Clock				F0	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30
7			FU	Mult1	M(A2)		Add2	Add1	Mult2			

Add1 completing; what is waiting for it?

Instructio	n sta	tus:			Exec	Write				
Instruction	-	$\dot{j}$	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	<b>F6</b>	5						
ADDD	F6	F8	F2	6						
Reservatio	on St	ations	:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		Add1	No	1	·		•			
	2	Add2	Yes	ADDD	(M-M)	M(A2)				
		Add3	No							
	7	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	l	$\dot{j}$	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	<b>F</b> 4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	<b>F</b> 6	5						
ADDD	F6	F8	F2	6						
Reservatio	on St	ations	s:		S 1	S 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		Add1	No	•						
	1	Add2	Yes	ADDD	(M-M)	M(A2)				
		Add3	No							
	6	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write						
Instruction	ı	$\dot{j}$	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	<b>F6</b>	5								
ADDD	F6	F8	F2	6	10							
Reservati	on St	ations	:		S 1	S 2	RS	RS				
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_			
		Add1	No	-								
	(	0 Add2	Yes	ADDD	(M-M)	M(A2)						
		Add3	No									
	-	5 Mult1	Yes	MULTD	M(A2)	R(F4)						
		Mult2	Yes	DIVD		M(A1)	Mult1					
Register n	esult	status	s:									
Clock				F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12	•••	F30
10			FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Add2 completing; what is waiting for it?

Instructio	n sta	tus:			Exec	Write				
Instruction	ı	$\dot{j}$	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	on St	ations	s:		S 1	S2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		Add1	No	-						
		Add2	No							
		Add3	No							
	4	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		_F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
11	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

- Write result of ADDD here vs. scoreboard?
- All quick instructions complete in this cycle!

Instructio	n sta	tus:			Exec	Write				
Instruction	ı	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4	]	Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	on St	ations	y:		S 1	<i>S</i> 2	RS	RS		
	Tim e	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		Add1	No	•						
		Add2	No							
		Add3	No							
	3	Mult1	Yes 1	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		<u>F0</u>	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
12	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	ı	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	<b>F</b> 4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	<b>F</b> 6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	on St	ations	:		S I	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		Add1	No	-						
		Add2	No							
		Add3	No							
	2	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		<u>F0</u>	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
13	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	ı	$\dot{j}$	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	y:		S 1	S 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		Add1	No	-						
		Add2	No							
		Add3	No							
	1	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		<u>F0</u>	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
14	FU	Mult1	M(A2)	(	M - M + N	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	ı	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3	15			Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	on St	ations	r:		S I	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		Add1	No	-						
		Add2	No							
		Add3	No							
	0	Mult1	Yes 1	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		<u>F0</u>	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
15	FU	Mult1	M(A2)		M - M + N	I(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	ı	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ation	s:		S 1	S2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	40	Mult2	Yes	DIVD	M*F4	M(A1)				

Clock		<u>F0</u>	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
16	FU	M*F4	M(A2)		(M-M+N)	(M-M)	Mult2			

## Faster than light computation (skip a couple of cycles)

Instructio	n sta	tus:			Exec	Write				
Instruction	ı	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation Stations			s:		S 1	S2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	1	Mult2	Yes	DIVD	M*F4	M(A1)				

Clock		<i>F0</i>	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>
55	FU	M*F4	M(A2)		(M-M+N)	(M-M)	Mult2			

Instruction status:					Exec	Write				
Instruction	ı	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5	56					
ADDD	F6	F8	F2	6	10	11				
Reservation Stations:				S1	<i>S2</i>	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	(	) Mult2	Yes	DIVD	M*F4	M(A1)			_	
Register result status:										

F6

(M-M+M(M-M) Mult2

F4

F8 F10


F12

... *F30* 

Mult2 is completing; what is waiting for it?

Clock

**56** 



Register result status:

 Once again: In-order issue, out-of-order execution and completion.

#### **Compare to Scoreboard Cycle 62**

Instruction	n sta	tus:				Read	Exec	Write	
Instructio	n	j	k	1	ssue	Oper	Comp	Resul	<u>t</u>
LD	F6	34+	R2		1	2	3	4	
LD	F2	45+	R3		5	6	7	8	
MULTD	F0	F2	F4		6	9	19	20	
SUBD	F8	F6	F2		7	9	11	12	
DIVD	F10	F0	F6		8	21	61	62	
ADDD	F6	F8	F2		13	14	16	22	

		Exec		Write				
Issue	2	Comp	2	Resu	<u>lt</u>			
1		3		4	П			
2		4		5				
3		15		16				
4		7	П	8				
5		56		57				
6		10		11				

- Why take longer on scoreboard/6600?
  - Structural Hazards
  - Lack of forwarding