

# Adding Your Own CPU Instructions

Presented by

Ayaz Akram

# Let's start building gem5

> scons build/RISCV/gem5.opt -j17



#### Outline

- What is an ISA
- ISA and CPU independence
- high-level concepts to understand ISA implementation in gem5
- Journey of instructions in gem5
- gem5 ISA parser
- Adding your own instructions in gem5
- Testing your instructions



### What is an ISA?



#### What is an ISA?

Interface between the hardware and the software


Components of an ISA

**Instructions** that a processor can execute

Registers

Memory model

Exception handling





#### Outline

- What is an ISA
- ISA and CPU independence
- high-level concepts to understand ISA implementation in gem5
- Journey of instructions in gem5
- gem5 ISA parser
- Adding your own instructions in gem5
- Testing your instructions




# ISA & CPU Independence




#### Instruction Behavior

• To make CPU models ISA independent, gem5 relies on two generic interfaces







# Overview of ISA Independence



# ISA Dependent Components



# ISA Independent Components



#### Outline

- What is an ISA
- ISA and CPU independence
- High-level concepts to understand ISA implementation in gem5
- Journey of instructions in gem5
- gem5 ISA parser
- Adding your own instructions in gem5
- Testing your instructions



# High-level concepts

Execution of instructions and CPU models



### StaticInst vs. DynInst

#### StaticInst (static information)

```
Op class
Source and dest. Registers
Static inst. -- binary inst. (1:1 mapping)
Flag to show if the inst. has uops
Virtual functions
   execute()
   initiateAcc()
   completeAcc()
   disassemble()
```

#### DynInst (dynamic information)

Instruction PC, predicted next-PC

Instruction result

Thread number

CPU

Renamed reg. indices

Provides the *ExecContext* interface



#### **Execution Context**

**ExecContext** provides methods to

Read/write PC

Read/write other registers

Read/write memory

Trigger full-system functionality

Examples: SimpleCPU, DynInst



#### Thread Context

ThreadContext provides methods to

Read/write PC

Read/write other registers

Access thread related classes like ITB, DTB, mem ports

Abstract class – CPU must create its own ThreadContext



# Journey of an Instruction in gem5!



#### Let's use the same script from cpu-models session

- > cp /workspaces/gem5-bootcamp-env/materials/using-gem5/05-cpu-models/finished-material/cpu-models-normal-cache.py .
- > mv cpu-models.py inst\_trace.py

Update the CustomResource path as below

tests/test-progs/hello/bin/riscv/linux/hello

**Update the CPU model to TIMING** 



#### We will trace the execution of an Add and a LW instruction!

> gdb build/RISCV/gem5.opt

#### Inside gdb for an Add instruction


- > b Add::Add
- > b Add::execute
- > run inst\_trace.py
- > bt 10

#### Inside gdb for a Lw instruction

- > b Lw::Lw
- > b Lw::initiateAcc
- > b Lw::completeAcc
- > run inst\_trace.py
- > bt 10



# TimingSimpleCPU Reference





# Let's understand how the decode and execute code is generated!



#### ISA Definition

- Description files contain decode and declaration sections
- src/arch/\*/isa
- A domain-specific language for ISAs written in python (src/arch/isa\_parser.py)
- Output in build/.../generated
- Decodes instructions (decoder/\*.isa)
- Implements instructions (insts/\*.isa)




# **ISA** Parser

Written in a DSL compiled by a python script



# High-level Flow of Instruction Definition




# RISC-V Instruction Examples


Mnemonic	Instruction	Туре	Description
ADD Rd, Rs1, Rs2	Add	R	Rd < Rs1 + Rs2
LW Rd, Imm2(Rs1)	Load word	I	Rd < mem[Rs1 + Imm2]



# Instruction Encoding



# gem5 Instruction Decoding



#### **Decode Section**

Like C switch statements Decodes a field of the inst.

Format determines what function will be invoked

decode OPCODE {

format Integer {

0: add({{ Rc = Ra + Rb; }});

1: sub({{ Rc = Ra - Rb; }});

}

Code literal (similar to a string constant, delimited by double braces ({{ and }}))



```
A set of nested decode blocks!
decode QUADRANT default Unknown::unknown() {
         0x3: decode OPCODE {
               0x0c: decode FUNCT3 {
                    format ROp {
                        0x0: decode FUNCT7 {
                            0x0: add({{
                                Rd = Rs1 sd + Rs2 sd;
```

```
A set of nested decode blocks!
decode QUADRANT default Unknown::unknown() {
         0x3: decode OPCODE {
                0x0c: decode FUNCT3 {
                    format ROp {
                        0x0: decode FUNCT7 {
                            0x0: add({{
                                Rd = Rs1 sd + Rs2 sd;
```

#### Bitfield definition

Name for a bitfield within a machine instruction

```
def bitfield QUADRANT <1:0>;
def bitfield OPCODE <6:2>;
// R-Type
def bitfield ALL
                    <31:0>;
def bitfield RD
                   <11:7>:
def bitfield FUNCT3 <14:12>;
def bitfield RS1
                    <19:15>;
def bitfield RS2
                  <24:20>:
def bitfield FUNCT7 <31:25>;
// Bit shifts
def bitfield SRTYPE <30>;
def bitfield SHAMT5 <24:20>;
def bitfield SHAMT6 <25:20>;
```

src/arch/riscv/isa/bitfields.isa



```
A set of nested decode blocks!
decode QUADRANT default Unknown::unknown() {
         0x3: decode OPCODE {
                0x0c: decode FUNCT3 {
                    format ROp {
                        0x0: decode FUNCT7 {
                            0x0: add({{
                                Rd = Rs1 sd + Rs2 sd;
```

```
A set of nested decode blocks!
decode QUADRANT default Unknown::unknown() {
         0x3: decode OPCODE {
                0x0c: decode FUNCT3 {
                    format ROp {
                        0x0: decode FUNCT7 {
                            0x0: add({{
                                Rd = Rs1 sd + Rs2 sd;
```


```
A set of nested decode blocks!
decode QUADRANT default Unknown::unknown() {
         0x3: decode OPCODE {
                0x0c: decode FUNCT3 {
                    format ROp {
                        0x0: decode FUNCT7 {
                            0x0: add({{
                                Rd = Rs1 sd + Rs2 sd;
```

```
A set of nested decode blocks!
decode QUADRANT default Unknown::unknown() {
         0x3: decode OPCODE {
               0x0c: decode FUNCT3 {
                    format ROp {
                        0x0: decode FUNCT7 {
                            0x0: add({{
                                Rd = Rs1 sd + Rs2 sd;
```

```
A set of nested decode blocks!
decode QUADRANT default Unknown::unknown() {
         0x3: decode OPCODE {
               0x0c: decode FUNCT3 {
                    format ROp {
                        0x0: decode FUNCT7 {
                            0x0 add({{
                                Rd = Rs1 sd + Rs2 sd;
```

```
StaticInstPtr
                                                          RiscvISA::Decoder::decodeInst(RiscvISA::ExtMachInst machInst)
decode QUADRANT default Unknown::unknown() {
                                                             using namespace RiscvISAInst;
                                                            switch (QUADRANT) {
                                                                           case 0x3:
        0x3: decode OPCODE {
                                                                             switch (OPCODE) {
                                                                  case 0xc:
                                                                    switch (FUNCT3) {
    0x0c: decode FUNCT3 {
                                                                      case 0x0:
         format ROp {
                                                                        switch (FUNCT7) {
             0x0: decode FUNCT7 {
                  0x0: add({{
                                                                         case 0x0:
                      Rd = Rs1 sd + Rs2 sd;
                                                                           // ROp::add(['\n
                  }});
                                                                               return new Add(machInst);
                                             cem5
                                                                           break:
```

```
StaticInstPtr
                                                          RiscvISA::Decoder::decodeInst(RiscvISA::ExtMachInst machInst)
decode QUADRANT default Unknown::unknown() {
                                                             using namespace RiscvISAInst;
                                                            switch (QUADRANT) {
                                                                           case 0x3:
        0x3: decode OPCODE {
                                                                             switch (OPCODE) {
                                                                 case 0xc:
                                                                   switch (FUNCT3) {
    0x0c: decode FUNCT3 {
                                                                     case 0x0:
         format ROp {
                                                                       switch (FUNCT7) {
             0x0: decode FUNCT7 {
                  0x0: add({{
                                                                         case 0x0:
                    ? Rd = Rs1 sd + Rs2 sd;
                                                                           // ROp::add(['\n
                                                                             return new Add(machInst);
                                             cem5
```



### **Declaration Section**

Instruction formats, supporting elements for decode block



#### **Declaration Section**

- Instruction formats, supporting elements for decode block
- Format definition

from instruction definition in decode block

```
def format FormatName(arg1, arg2) {{
    [code omitted]
}};
```

Header output
Decoder output
Execute output
Decode block

Code literal (string constant, python code block) Usually created by a specialized template!



```
def format ROp(code, *opt_flags) {{
   iop = InstObjParams(name, Name, 'RegOp', code, opt_flags)
   header_output = BasicDeclare.subst(iop)
   decoder_output = BasicConstructor.subst(iop)
   decode_block = BasicDecode.subst(iop)
   exec_output = BasicExecute.subst(iop)
}};
```

src/arch/riscv/isa/formats/standard.isa



```
def format ROp(code, *opt_flags) {{
   iop = InstObjParams(name, Name, 'RegOp', code, opt_flags)
   header_output = BasicDeclare.subst(iop)
   decoder_output = BasicConstructor.subst(iop)
   decode_block = BasicDecode.subst(iop) ?
   exec_output = BasicExecute.subst(iop)
}};
```

src/arch/riscv/isa/formats/standard.isa



#### String assignment to four special variables

```
def format ROp(code, *opt_flags) {{
   iop = InstObjParams(name. Name. 'RegOp', code, opt_flags)
   header_output = BasicDeclare.subst(iop)
   decode_output = BasicConstructor.subst(iop)
   decode_block = BasicDecode.subst(iop)
   exec_output = BasicExecute.subst(iop)
}};
```

**Template Blocks** 



### Template definitions

The code pieces of format block are generated through templates

#### **BasicDecode Template**

Template names start with a capital letter

def template BasicDecode {{
 return new %(class\_name)s(machInst);
}};

Instruction format would specialize this template, using an instance of InstObjParams



### InstObjParams Class

**InstObjParams** encapsulates the full set of parameters to be substituted into a template



#### Instruction Mnemonic (class\_name = Add)

```
def format ROp(code, *opt_flags) {{
   iop = InstObjParams(name, Name, 'RegOp', code, opt_flags)
   header_output = BasicDeclare.subst(iop)
   decoder_output = BasicConstructor.subst(iop)
   decode_block = BasicDecode.subst(iop)
   exec_output = BasicExecute.subst(iop)
}};
```

Object's attributes map to the substitution symbols in the template



```
StaticInstPtr
                                                        RiscvISA::Decoder::decodeInst(RiscvISA::ExtMachInst machInst)
decode QUADRANT default Unknown::unknown() 
                                                           using namespace RiscvISAInst;
                                                          switch (QUADRANT) {
                                                                         case 0x3:
       0x3: decode OPCODE {
                                                                           switch (OPCODE) {
                                                                case 0xc:
                                Generated by
                                                                 switch (FUNCT3) {
    0x0c: decode FUNCT3 {
                                 BasicDecode template!
                                                                   case 0x0:
         format ROp {
                                                                     switch (FUNCT7) {
             0x0: decode FUNCT7 {
                                                                                   Add = class_name
                 0x0: add({{
                                                                       case 0x0:
                    ? Rd = Rs1 sd + Rs2 sd;
                                                                         // ROp::add(['\n
                                                                            return new Add(machInst);
                                            cem5
                                                                         break:
```

#### format also generates exec block!

```
def format ROp(code, *opt_flags) {{
   iop = InstObjParams(name, Name, 'RegOp', code, opt_flags)
   header_output = BasicDeclare.subst(iop)
   decoder_output = BasicConstructor.subst(iop)
   decode_block = BasicDecode.subst(iop)
   exec_output = BasicExecute.subst(iop)
}};
```

src/arch/riscv/isa/formats/standard.isa



### BasicExecute Template

```
// Basic instruction class execute method template.
def template BasicExecute {{
   Fault
   %(class_name)s::execute(ExecContext *xc,
       Trace::InstRecord *traceData) const
       %(op_decl)s; ← operand declaration
       %(op_rd)s; ← operand reading
       %(code)s; ← executing code
       %(op_wb)s; ← writeback code
       return NoFault;
}};
```

src/arch/riscv/isa/formats/basic.isa



### BasicExecute Template

```
// Basic instruction class execute method template.
def template BasicExecute {{
   Fault
   %(class_name)s::execute(ExecContext *xc,
       Trace::InstRecord *traceData) const
       %(op_decl)s;
       %(op rd)s;
       %(code)s; ← comes from ins definition
       %(op_wb)s;
       return NoFault;
}};
```

src/arch/riscv/isa/formats/basic.isa



### BasicExecute Template

```
// Basic instruction class execute method template.
def template BasicExecute {{
   Fault
   %(class_name)s::execute(ExecContext *xc,
       Trace::InstRecord *traceData) const
       %(op_rd)s; ← comes from
      %(code)s;
%(op_wb)s; ← the isa parser
       return NoFault;
}};
```

src/arch/riscv/isa/formats/basic.isa



### ISA DSL --> Generated Execute Code

```
Fault
Trace::InstRecord *traceData) const
               int64_t Rs1 = 0;
int64_t Rs1 = 0;
op_decl
                int64_t Rs2 = 0;
                     Rs1 = xc->getRegOperand(this, 0); - op_rd
                Rs2 = xc->getRegOperand(this, 1);
                              Rd = Rs1 + Rs2; - code
                          RegVal final_val = Rd;
                         xc->setRegOperand(this, 0, final_val);
if (traceData) {
                            traceData->setData(final_val);
                      return NoFault;
```

## BasicDeclare Template

src/arch/riscv/isa/formats/basic.isa

```
class Add : public RegOp
{
   private:
    RegId srcRegIdxArr[2]; RegId destRegIdxArr[1];

public:
   /// Constructor.
   Add(MachInst machInst);
   Fault execute(ExecContext *, Trace::InstRecord *) const override;
   using RegOp::generateDisassembly;
};
```

build/RISCV/arch/riscv/generated/decoder-ns.hh.inc



## BasicDeclare Template

src/arch/riscv/isa/formats/basic.isa

```
class Add : public RegOp
{
    private:
        RegId srcRegIdxArr[2]; RegId destRegIdxArr[1];

    public:
        /// Constructor.
        Add(MachInst machInst);
        Fault execute(ExecContext *, Trace::InstRecord *) const override;
        using RegOp::generateDisassembly;
};
```

build/RISCV/arch/riscv/generated/decoder-ns.hh.inc



## BasicDeclare Template

src/arch/riscv/isa/formats/basic.isa

```
class Add : public RegOp
{
   private:
        RegId srcRegIdxArr[2]; RegId destRegIdxArr[1];

public:
        /// Constructor.
        Add(MachInst machInst);
        Fault execute(ExecContext *, Trace::InstRecord *) const override;
        using RegOp::generateDisassembly;
};
```

build/RISCV/arch/riscv/generated/decoder-ns.hh.inc



### BasicConstructor Template

src/arch/riscv/isa/formats/basic.isa

build/RISCV/arch/riscv/generated/decoder-ns.cc.inc



# Differences for Memory Operations



Generated through three different templates

exec\_output for memory Operations

- 1) fullExecTemplate (e.g., LoadExecute)
- 2) initiateAccTemplate (e.g., LoadInitiateAcc)
- 3) completeAccTemplate (e.g., LoadCompleteAcc)



### exec\_output for memory Operations

Generated through three different templates

- 1) fullExecTemplate (e.g., LoadExecute)
- 2) initiateAccTemplate (e.g., LoadInitiateAcc)
- 3) completeAccTemplate (e.g., LoadCompleteAcc)

**Atomic Memory Mode** 



**Timing Memory Mode** 



```
def template LoadExecute {{
    Fault
    %(class name)s::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        %(op decl)s;
        %(op_rd)s;
        %(ea code)s;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```

src/arch/riscv/isa/formats/mem.isa

```
Fault
   Lw::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        int64 t Rd = 0;
uint64 t Rs1 = 0;
int32 t Mem = {};
        Rs1 = xc->getRegOperand(this, 0);
        EA = Rs1 + offset;;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```




```
def template LoadExecute {{
    Fault
    %(class name)s::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        %(op decl)s;
        %(op_rd)s;
        %(ea code)s;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```



```
Fault
    Lw::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        int64 t Rd = 0;
uint64 t Rs1 = 0;
int32 t Mem = {};
        Rs1 = xc->getRegOperand(this, 0);
        EA = Rs1 + offset;;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault:
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```




```
def template LoadExecute {{
    Fault
    %(class name)s::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        %(op decl)s;
        %(op_rd)s;
        %(ea code)s;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```



```
Fault
   Lw::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        int64 t Rd = 0;
uint64 t Rs1 = 0;
int32 t Mem = {};
        Rs1 = xc->getRegOperand(this, 0);
        EA = Rs1 + offset;;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```



```
def template LoadExecute {{
    Fault
    %(class name)s::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        %(op decl)s;
        %(op rd)s;
        %(ea code)s;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```



```
Fault
   Lw::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        int64 t Rd = 0;
uint64 t Rs1 = 0;
int32 t Mem = {};
        Rs1 = xc->getRegOperand(this, 0);
        EA = Rs1 + offset;;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```



```
def template LoadExecute {{
    Fault
    %(class name)s::execute(
        ExecContext *xc, Trace::InstRecord *tracevata) const
        Addr EA;
        %(op decl)s;
        %(op rd)s;
        %(ea code)s;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```

src/arch/riscv/isa/formats/mem.isa

```
Fault
    Lw::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        int64 t Rd = 0;
uint64 t Rs1 = 0;
int32 t Mem = {};
        Rs1 = xc->getRegOperand(this, 0);
        EA = Rs1 + offset;;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault:
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```




```
def template LoadExecute {{
    Fault
    %(class name)s::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        %(op decl)s;
        %(op_rd)s;
        %(ea code)s;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```


src/arch/riscv/isa/formats/mem.isa

```
Fault
   Lw::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        int64 t Rd = 0;
uint64 t Rs1 = 0;
int32 t Mem = {};
        Rs1 = xc->getRegOperand(this, 0);
        EA = Rs1 + offset::
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```




```
def template LoadExecute {{
    Fault
    %(class name)s::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        %(op decl)s;
        %(op_rd)s;
        %(ea code)s;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```








```
def template LoadExecute {{
    Fault
    %(class name)s::execute(
        ExecContext *xc, Trace::InstRecord *traceData) const
        Addr EA;
        %(op decl)s;
        %(op_rd)s;
        %(ea code)s;
            Fault fault =
                readMemAtomicLE(xc, traceData, EA, Mem, memAccessFlags);
            if (fault != NoFault)
                return fault;
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```







src/arch/riscv/isa/formats/mem.isa

build/RISCV/arch/riscv/generated/exec-ns.cc.inc



src/arch/riscv/isa/formats/mem.isa

build/RISCV/arch/riscv/generated/exec-ns.cc.inc



src/arch/riscv/isa/formats/mem.isa

build/RISCV/arch/riscv/generated/exec-ns.cc.inc



src/arch/riscv/isa/formats/mem.isa

build/RISCV/arch/riscv/generated/exec-ns.cc.inc



# LoadInitiateAcc (Timing)

src/arch/riscv/isa/formats/mem.isa



```
def template LoadCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        %(op decl)s;
        %(op_rd)s;
        getMemLE(pkt, Mem, traceData);
        %(memacc_code)s;
        %(op wb)s;
        return NoFault;
}};
```

src/arch/riscv/isa/formats/mem.isa

```
5 gem5
```

```
Fault
    Lw::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        int64 t Rd = 0;
int32 t Mem = \{\};
        getMemLE(pkt, Mem, traceData);
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```

```
def template LoadCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        %(op_decl)s;
        %(op rd)s;
        getMemLE(pkt, Mem, traceData);
        %(memacc_code)s;
        %(op wb)s;
        return NoFault;
}};
```

src/arch/riscv/isa/formats/mem.isa

```
5 gem5
```

```
Fault
    Lw::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        int64 t Rd = 0;
int32 t Mem = {};
        getMemLE(pkt, Mem, traceData);
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```

```
def template LoadCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        %(op decl)s;
        %(op_rd)s;
        getMemLE(pkt, Mem, traceData);
        %(memacc code)s;
        %(op wb)s;
        return NoFault;
}};
```

src/arch/riscv/isa/formats/mem.isa

```
getMemLE(pkt, Mem, traceData);
                 Rd = Mem;
         RegVal final val = Rd;
         xc->setRegOperand(this, 0, final_val);
         if (traceData) {
             traceData->setData(final val);
     return NoFault;
build/RISCV/arch/riscv/generated/exec-ns.cc.inc
```

int64 t Rd = 0;

Fault

int32 t Mem =  $\{\}$ ;

Lw::completeAcc(PacketPtr pkt, ExecContext \*xc,

Trace::InstRecord \*traceData) const



```
def template LoadCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        %(op decl)s;
        %(op_rd)s;
        getMemLE(pkt, Mem, traceData);
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```

src/arch/riscv/isa/formats/mem.isa

```
5 gem5
```

```
Fault
    Lw::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        int64 t Rd = 0;
int32 t Mem = \{\};
        getMemLE(pkt, Mem, traceData);
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```

```
def template LoadCompleteAcc {{
    Fault
    %(class_name)s::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        %(op decl)s;
        %(op_rd)s;
        getMemLE(pkt, Mem, traceData);
        %(memacc_code)s;
        %(op_wb)s;
        return NoFault;
}};
```

src/arch/riscv/isa/formats/mem.isa

```
5 gem5
```

```
Fault
    Lw::completeAcc(PacketPtr pkt, ExecContext *xc,
        Trace::InstRecord *traceData) const
        int64 t Rd = 0;
int32 t Mem = \{\};
        getMemLE(pkt, Mem, traceData);
                    Rd = Mem;
            RegVal final val = Rd;
            xc->setRegOperand(this, 0, final_val);
            if (traceData) {
                traceData->setData(final val);
        return NoFault;
```

### Bitfield definition

#### Name for a bitfield within a machine instruction

```
def bitfield QUADRANT <1:0>;
def bitfield OPCODE <6:2>;
// R-Type
def bitfield ALL
                  <31:0>;
def bitfield RD
                   <11:7>;
def bitfield FUNCT3 <14:12>;
def bitfield RS1
                  <19:15>;
def bitfield RS2
                  <24:20>;
def bitfield FUNCT7 <31:25>;
// Bit shifts
def bitfield SRTYPE <30>;
def bitfield SHAMT5 <24:20>;
def bitfield SHAMT6 <25:20>;
```

src/arch/riscv/isa/bitfields.isa



```
def operands {{
#General Purpose Integer Reg Operands
    'Rd': IntReg('ud', 'RD', 'IsInteger', 1),
    'Rs1': IntReg('ud', 'RS1', 'IsInteger', 2),
    'Rs2': IntReg('ud', 'RS2', 'IsInteger', 3),
    'Rt': IntReg('ud', 'AMOTempReg', 'IsInteger', 4),
    'Rc1': IntReg('ud', 'RC1', 'IsInteger', 2),
    'Rc2': IntReg('ud', 'RC2', 'IsInteger', 3),
    'Rp1': IntReg('ud', 'RP1 + 8', 'IsInteger', 2),
    'Rp2': IntReg('ud', 'RP2 + 8', 'IsInteger', 3),
    'ra': IntReg('ud', 'ReturnAddrReg', 'IsInteger', 1),
    'sp': IntReg('ud', 'StackPointerReg', 'IsInteger', 2),
```



### Maps operands to five element tuples

```
def operands {{
#General Purpose Integer Reg Operands
    'Rd': IntReg('ud', 'RD', 'IsInteger', 1),
    'Rs1': IntReg('ud', 'RS1', 'IsInteger', 2),
    'Rs2': IntReg('ud', 'RS2', 'IsInteger', 3),
    'Rt': IntReg('ud', 'AMOTempReg', 'IsInteger', 4),
    'Rc1': IntReg('ud', 'RC1', 'IsInteger', 2),
    'Rc2': IntReg('ud', 'RC2', 'IsInteger', 3),
    'Rp1': IntReg('ud', 'RP1 + 8', 'IsInteger', 2),
    'Rp2': IntReg('ud', 'RP2 + 8', 'IsInteger', 3),
    'ra': IntReg('ud', 'ReturnAddrReg', 'IsInteger', 1),
    'sp': IntReg('ud', 'StackPointerReg', 'IsInteger', 2),
```



### **Operand class**

```
def operands {{
#General Purgose Integer Reg Operands
    'Rd': IntReg('ud', 'RD', 'IsInteger', 1),
    'Rs1': IntReg('ud', 'RS1', 'IsInteger', 2),
    'Rs2': IntReg('ud', 'RS2', 'IsInteger', 3),
    'Rt': IntReg('ud', 'AMOTempReg', 'IsInteger', 4),
    'Rc1': IntReg('ud', 'RC1', 'IsInteger', 2),
    'Rc2': IntReg('ud', 'RC2', 'IsInteger', 3),
    'Rp1': IntReg('ud', 'RP1 + 8', 'IsInteger', 2),
    'Rp2': IntReg('ud', 'RP2 + 8', 'IsInteger', 3),
    'ra': IntReg('ud', 'ReturnAddrReg', 'IsInteger', 1),
    'sp': IntReg('ud', 'StackPointerReg', 'IsInteger', 2),
```



### **Default operand type**

```
def operands {{
#General Purpose Integer Reg Operands
    'Rd': IntReg('ud', 'RD', 'IsInteger', 1),
    'Rs1': IntReg('ud', 'RS1', 'IsInteger', 2),
    'Rs2': IntReg('ud', 'RS2', 'IsInteger', 3),
    'Rt': IntReg('ud', 'AMOTempReg', 'IsInteger', 4),
    'Rc1': IntReg('ud', 'RC1', 'IsInteger', 2),
    'Rc2': IntReg('ud', 'RC2', 'IsInteger', 3),
    'Rp1': IntReg('ud', 'RP1 + 8', 'IsInteger', 2),
    'Rp2': IntReg('ud', 'RP2 + 8', 'IsInteger', 3),
    'ra': IntReg('ud', 'ReturnAddrReg', 'IsInteger', 1),
    'sp': IntReg('ud', 'StackPointerReg', 'IsInteger', 2),
```



### Bitfield name (how to specify specific instance)

```
def operands {{
#General Purpose Integer Reg Operands
    'Rd': IntReg('ud', 'RD', 'IsInteger', 1),
    'Rs1': IntReg('ud', 'RS1', 'IsInteger', 2),
    'Rs2': IntReg('ud', 'RS2', 'IsInteger', 3),
    'Rt': IntReg('ud', 'AMOTempReg', 'IsInteger', 4),
    'Rc1': IntReg('ud', 'RC1', 'IsInteger', 2),
    'Rc2': IntReg('ud', 'RC2', 'IsInteger', 3),
    'Rp1': IntReg('ud', 'RP1 + 8', 'IsInteger', 2),
    'Rp2': IntReg('ud', 'RP2 + 8', 'IsInteger', 3),
    'ra': IntReg('ud', 'ReturnAddrReg', 'IsInteger', 1),
    'sp': IntReg('ud', 'StackPointerReg', 'IsInteger', 2),
```



### Instruction Flag (string or a tripe of strings)

```
def operands {{
#General Purpose Integer Reg Operands
    'Rd': IntReg('ud', 'RD', 'IsInteger', 1),
    'Rs1': IntReg('ud', 'RS1', 'IsInteger', 2),
    'Rs2': IntReg('ud', 'RS2', 'IsInteger', 3),
    'Rt': IntReg('ud', 'AMOTempReg', 'IsInteger', 4),
    'Rc1': IntReg('ud', 'RC1', 'IsInteger', 2),
    'Rc2': IntReg('ud', 'RC2', 'IsInteger', 3),
    'Rp1': IntReg('ud', 'RP1 + 8', 'IsInteger', 2),
    'Rp2': IntReg('ud', 'RP2 + 8', 'IsInteger', 3),
    'ra': IntReg('ud', 'ReturnAddrReg', 'IsInteger', 1),
    'sp': IntReg('ud', 'StackPointerReg', 'IsInteger', 2),
```



### Order of operand in disassembly

```
def operands {{
#General Purpose Integer Reg Operands
    'Rd': IntReg('ud', 'RD', 'IsInteger', 1),
    'Rs1': IntReg('ud', 'RS1', 'IsInteger', 2),
    'Rs2': IntReg('ud', 'RS2', 'IsInteger', 3),
    'Rt': IntReg('ud', 'AMOTempReg', 'IsInteger', 4),
    'Rc1': IntReg('ud', 'RC1', 'IsInteger', 2),
    'Rc2': IntReg('ud', 'RC2', 'IsInteger', 3),
    'Rp1': IntReg('ud', 'RP1 + 8', 'IsInteger', 2),
    'Rp2': IntReg('ud', 'RP2 + 8', 'IsInteger', 3),
    'ra': IntReg('ud', 'ReturnAddrReg', 'IsInteger', 1),
    'sp': IntReg('ud', 'StackPointerReg', 'IsInteger', 2),
```



# Operand type qualifiers

Type qualifier can be appended to the instruction operand

```
def operand types {{
    'sb' : 'int8 t',
    'ub' : 'uint8 t',
    'sh' : 'int16 t',
    'uh' : 'uint16 t',
    'sw' : 'int32 t',
    'uw' : 'uint32 t',
    'sd' : 'int64 t',
    'ud' : 'uint64 t',
    'sf' : 'float',
    'df' : 'double'
}};
```




# Adding new Instructions

RISC-V Packed SIMD




### RISC-V Packed SIMD





# Let's implement an instruction "ADD16"





#### Format:

31 25	24 20	19 15	14 12	11 7	6 0
ADD16 0100000	Rs2	Rs1	000	Rd	OP-P 1110111

#### Syntax:

ADD16 Rd, Rs1, Rs2

Purpose: Perform 16-bit integer element additions in parallel.



#### Format:

31 25	24 20	19 15	14 12	11 7	6 0
ADD16 0100000	Rs2	Rs1	000	Rd	OP-P 1110111

### Syntax: FUNCT7

ADD16 Rd, Rs1, Rs2

Purpose: Perform 16-bit integer element additions in parallel.



#### Format:

31 25	24 20	19 15	14 12	11 7	6 0
ADD16 0100000	Rs2	Rs1	000	Rd	OP-P 1110111

**FUNCT3** 

#### Syntax:

ADD16 Rd, Rs1, Rs2

Purpose: Perform 16-bit integer element additions in parallel.



#### Format:

31 25	24 20	19 15	14 12	11 7	6 0
ADD16 0100000	Rs2	Rs1	000	Rd	OP-P 1110111

**OPCODE** 

Syntax:

ADD16 Rd, Rs1, Rs2

Purpose: Perform 16-bit integer element additions in parallel.



#### Format:

31 25	24 20	19 15	14 12	11 7	6 0
ADD16 0100000	Rs2	Rs1	000	Rd	OP-P 1110111

QUADRANT

#### Syntax:

ADD16 Rd, Rs1, Rs2

Purpose: Perform 16-bit integer element additions in parallel.



### Exercise

- Implement the instruction and compile gem5
- Test binary path : developing-gem5-models/06-cpu-instructions/tests/add16\_test
- Disassemble the provided test binary
- Run gem5 (using ATOMIC CPU) test should pass!
- Create execution trace from gem5
- Look at the trace and see the ADD16 instruction.



# Add another instruction – do all by yourself!

We will add `sra16` instruction

Specs of the instruction can be found in <a href="https://github.com/riscv/riscv-p-spec/blob/master/P-ext-proposal.pdf">https://github.com/riscv/riscv-p-spec/blob/master/P-ext-proposal.pdf</a>



### Exercise

- Implement the new instruction all by yourself
- Disassemble the provided test binary
- Compile and run gem5 test should pass!
- Create execution trace from gem5
- Look at the trace and see your instruction.
- We can also put some debug points in the code and go through them when the instruction executes



# RISC-V Assembler

How to create the test binaries we used?



Modify the GNU assembler

riscv-binutils/opcodes/riscv-opc.c

Add new instruction definition

{"add16",0,INSN\_CLASS\_I,"d,s,t",MATCH\_ADD16,MASK\_ADD16,match\_opcode,0}





Modify the GNU assembler

riscv-binutils/opcodes/riscv-opc.c

Add new instruction definition

{"add16",0,INSN\_CLASS\_I,"d,s,t",MATCH\_ADD16,MASK\_ADD16,match\_opcode,0}

Target arch., 0 means both 32 and 64 bit



Modify the GNU assembler

riscv-binutils/include/opcode/riscv-opc.h

Add new instruction definition

{"add16",0,INSN\_CLASS\_I,"d,s,t",MATCH\_ADD16,MASK\_ADD16,match\_opcode,0}

Instruction class (integer)



Modify the GNU assembler

riscv-binutils/opcodes/riscv-opc.c

Add new instruction definition

{"add16",0,INSN\_CLASS\_I,"d,s,t",MATCH\_ADD16,MASK\_ADD16,match\_opcode,0}

**Specifies operands** 



Modify the GNU assembler

riscv-binutils/opcodes/riscv-opc.c

Add new instruction definition

{"add16",0,INSN\_CLASS\_I,"d,s,t",MATCH\_ADD16,MASK\_ADD16,match\_opcode,0}





Modify the GNU assembler

riscv-binutils/opcodes/riscv-opc.c

Add new instruction definition

{"add16",0,INSN\_CLASS\_I,"d,s,t",MATCH\_ADD16,MASK\_ADD16,match\_opcode,0}

**Specifies position of operands** 



Modify the GNU assembler

riscv-binutils/opcodes/riscv-opc.c

Add new instruction definition

{"add16",0,INSN\_CLASS\_I,"d,s,t",MATCH\_ADD16,MASK\_ADD16,match\_opcode,0}

**Specifies position of operands** 



Modify the GNU assembler

riscv-binutils/include/opcode/riscv-opc.h

Add new instruction definition

{"add16",0,INSN\_CLASS\_I,"d,s,t",MATCH\_ADD16,MASK\_ADD16,match\_opcode,0}

**Specifies position of operands** 



Modify the GNU assembler

riscv-binutils/include/opcode/riscv-opc.h

Add the match and mask codes for the instruction

#define MATCH\_ADD16 0x40000077 #define MASK\_ADD16 0xfe00707f

DECLARE\_INSN(add16, MATCH\_ADD16, MASK\_ADD16)



Modify the GNU assembler

riscv-binutils/include/opcode/riscv-opc.h

Add the match and mask codes for the instruction

#define MATCH\_ADD16 0x4000007 #define MASK\_ADD16 0xfe00707f

Instruction Opcode - replace operands with 0's

DECLARE\_INSN(add16, MATCH\_ADD16, MASK\_ADD16)



Modify the GNU assembler

riscv-binutils/include/opcode/riscv-opc.h

Add the match and mask codes for the instruction

#define MATCH\_ADD16 0x40000077
#define MASK\_ADD16 0xfe00707

Instruction Operand - every bit is 1 except if it is used to specify and operand

DECLARE\_INSN(add16, MATCH\_ADD16, MASK\_ADD16)

