
## GT1811-HAC4.0 (Analog ADC Daughter Board )

TABLE OF CONTENTS


PAGE1	Cover Sheet
PAGE2	Power Diagram
PAGE3	ADC1~4
PAGE4	ADC5~8
PAGE5	ADC9~12
PAGE6	ADC13~16
PAGE7	ADC17~20
PAGE8	ADC21~24
PAGE9	ADC25~28
PAGE10	ADC29~32
PAGE11	ADC OTHERS
PAGE12	ADC FPGA INTERFACE
PAGE13	ADC OUT INTERFACE
	<del>-</del> -


DATA 2018-09-11 (Draft)


						1
	CO					ľ
	₹ 恒润科技	7				l
	HIRAIN TECHNOLOGIE					ĺ
	THIS WIT TEST MODES OF	Date	Rect	ify content	Signer	ĺ
Desig	Design NO. Sheet Name				Rev	İ
SC	SCH_HD2100-V1_0 Cover 9		Sheet		V1.0	
Size	Designer / Date	Check / Date		Confirm / Date		l
А3	YuanLiu/201808030	Name2 / Dat	te Name3/Date			
Date:	Wednesday, September 19, 2018		Sheet	1 of 13		ı
,						•





恒润科抗 HIRAIN TECHNOLOGI	ES	B. (1)		
	Date		fy content	Signer
Design NO.	Sheet Na	Rev		
SCH_HD2100-V1_0	ADC_Block_Diagram		V1.0	
Size Designer / Date	Check / Date		Confirm / Date	
A3 YuanLiu/201808030	Name2 / Da	te	Name3/Date	
Date: Wednesday, September 19, 201	8	Sheet	2 of 1;	3
2		1		


































	₹ 恒润科技	7			
	HIRAIN TECHNOLOGIE	Date	Dest		Cianan
L				ify content	Signer
	n NO.	Sheet Na			Rev
SC	H_HD2100-V1_0	ADC_	OTHERS		V1.0
Size	Designer / Date	Check / Date		Confirm / Date	•
А3	YuanLiu/201808030	Name2 / Da	te	Name3/Date	
Date:	Wednesday, September 19, 2018		Sheet	11 of 13	





		恒润科技 HIRAIN TECHNOLOGIE	200				
1			Date	Rect	ify content		Signer
Design NO.		Sheet Na	me			Rev	
SCH_HD2100-V1_0		ADC_	ADC_OUT_INTERFACE			V1.0	
Г	Size	Designer / Date	Check / Date		Confirm / Date	•	
l	А3	YuanLiu/201808030	Name2 / Dat	te	Name3/Dat	e	
Ε	Date:	Wednesday, September 19, 2018		Sheet	13 of	13	