


GT1811-HAC4.0 (Analog DAC Daughter Board)

TABLE OF CONTENTS


PAGE1	Cover Sheet
PAGE2	Power Diagram
PAGE3	DAC1~4
PAGE4	DAC5~8
PAGE5	DAC9~12
PAGE6	DAC13~16
PAGE7	DAC17~20
PAGE8	DAC21~24
PAGE9	DAC25~28
PAGE10	DAC29~32
PAGE11	DAC_OTHERS
PAGE12	DAC_FPGA_INTERFACE
PAGE13	DAC_OUT_INTERFACE


DATA 2018-09-11
(Draft)


 恒润科技 HIRAIN TECHNOLOGIES			
Design NO. SCH_HD2100-V1_0		Sheet Name Cover Sheet	Rev V1.0
Size A3	Designer / Date YuanLiu/201808030	Check / Date Name2 / Date	Confirm / Date Name3/Date
Date: Wednesday, September 19, 2018		Sheet 1	of 13





电源分配


 恒润科技 HIRAIN TECHNOLOGIES				
Design NO. SCH_HD2100-V1_0		Sheet Name DAC_Block_Diagram		Signer Rev V1.0
Size A3	Designer / Date YuanLiu/201808030	Check / Date Name2 / Date	Confirm / Date Name3/Date	
Date: Wednesday, September 19, 2018		Sheet	2	of 13





















 恒润科技 HIRAIN TECHNOLOGIES				
		Date	Rectify content	Signer
Design NO. SCH_HD2000-V1_0		Sheet Name DAC 21~24		Rev V1.0
Size A3	Designer / Date YuanLiu/201808030	Check / Date Name2 / Date	Confirm / Date Name3/Date	
Date: Wednesday, September 19, 2018			Sheet 8	of 13





绿色为需要考虑电阻保持在25ppm以下
Q=0.681
fc=241kHz
Gv=-6


 恒润科技 HIRAIN TECHNOLOGIES					
Date		Rectify content		Signer	
Design NO. SCH_HD2000-V1_0		Sheet Name DAC 25~28			Rev V1.0
Size A3	Designer / Date YuanLiu/201808030	Check / Date Name2 / Date		Confirm / Date Name3/Date	
Date: Wednesday, September 19, 2018		Sheet		9 of 13	





 恒润科技 HIRAIN TECHNOLOGIES				
		Date	Rectify content	Signer
Design NO. SCH_HD2000-V1_0		Sheet Name DAC 29~32		Rev V1.0
Size A3	Designer / Date YuanLiu/201808030	Check / Date Name2 / Date		Confirm / Date Name3/Date
Date	Wednesday, September 19, 2018	Sheet	10	of 13





M0	悬空表示没有子板，低电平表示有子板
M1	悬空表示AI、AO子板，低电平表示DIO子板
M2	悬空表示AI子板，低电平表示AO子板
M3	悬空表示16bit，低电平表示14bit



					
Design NO.		Date		Rectify content	
SCH_HD2000-V1_0		Sheet Name		Signer	
Size		Check / Date		Confirm / Date	
A3		Name2 / Date		Name3/Date	
Date: Wednesday, September 19, 2018		Sheet		11 of 13	





					
Design NO. SCH_HD2000-V1_0		Sheet Name DAC_OUT_INTERFACE		Rev V1.0	
Size A3	Designer / Date YuanLiu/201808030	Check / Date Name2 / Date		Confirm / Date Name3/Date	
Date: Wednesday, September 19, 2018		Sheet 1		of 13	