
GT1811-HAC4.0 (Analog DAC Daughter Board)

TABLE OF CONTENTS

PAGEI	Cover Sheet
PAGE2	Power Diagram
PAGE3	DAC1~4
PAGE4	DAC5~8
PAGE5	DAC9~12
PAGE 6	DAC13~16
PAGE7	DAC17~20
PAGE8	DAC21~24
PAGE9	DAC25~28
PAGE10	DAC29~32
PAGE11	DAC OTHERS
PAGE12	DAC FPGA INTERFACE
PAGE13	DAC OUT INTERFACE
	_ _


DATA 2018-09-11 (Draft)


_	TV N					A
	₹ 恒润科技	7				
	HIRAIN TECHNOLOGIE	33-5				
		Date	Re	ctify content	Signer	Ī
Desig	ın NO.	Sheet Na	me		Rev	1
SC	H_HD2100-V1_0	Cover	Sheet		V1.0	
Size	Designer / Date	Check / Date		Confirm / Date		1
А3	YuanLiu/201808030	Name2 / Dat	te	Name3/Date		
Date	Wednesday, September 19, 2018		Sheet	1 of 13		1
2				1		-





电源分配


		恒润科技 HIRAIN TECHNOLOGIE		Date		Rectif	fy cont	ent		Signer
H	Desig	ın NO.	-+	Sheet Na	me l	recou	y cone	CIR		Rev
-	SCH_HD2100-V1_0			DAC_Block_Diagram					V1.0	
Т	Size	Designer / Date	Che	eck / Date			С	onfirm / D	ate	•
-	А3	YuanLiu/201808030	Na	me2 / Dat	ie		N	lame3/E)ate	
	Date:	Wednesday, September 19, 2018			Sheet		2	of	13	
	2					1				































						- 1
	🗾 恒润科技	7				╗
	HIRAIN TECHNOLOGIE	100				٦
	THINKIN TEOTHOLOGIE	Date	Rec	ctify content	Signer	
Desig	ın NO.	Sheet Na	ime		Rev	╛
sc	H_HD2000-V1_0	DAC_	OTHERS		V1.0	
Size	Designer / Date	Check / Date		Confirm / Date	•	٦
A3	YuanLiu/201808030	Name2 / Da	te	Name3/Date		
Date:	Wednesday, September 19, 2018		Sheet	11 of 13	}	П





恒润科技 HIRAIN TECHNOLOGIE							
		Date		ctify co	ontent		Signer
Design NO.		Sheet Na	me				Rev
SCH_HD2000-V1_0		DAC_	OUT_INTE	RF/	CE		V1.0
Size Designer / Date	Ch	eck / Date			Confirm / Da	ate	
A3 YuanLiu/201808030	Name2 / Date Name3/Date			ate			
Date: Wednesday, September 19, 201	8		Sheet	13	of	13	