**Yiyang Li**

E-mail: lyyyuna@gmail.com Mobile: (+86)15961768038

Homepage: [www.lyyyuna.com](http://www.lyyyuna.com) GitHub: https://github.com/lyyyuna

**EDUCATION**

2012/09-2015/06, Institute of Electrical Automation, Jiangnan University Master

2008/09-2012/07, Automation, Jiangnan University Bachelor (TOP 5%)

**SKILLS**

1. Familiar with C/C++ and assembly language;
2. Basic knowledge of Socket and Pthreads;
3. Basic knowledge of Linux and GDB;
4. Basic knowledge of Java, Python and TCP/IP protocol stack;

**ENGLISH LEVEL**

CET4: 597/710, CET6: 510/710

**PROJECT EXPERIENCE**

* **Research of fault tolerant technology for power generator Project Member 2012/09-2016/07**

It is a postgraduate research. My job is to design the fault tolerant control method and make a hardware simulation platform.

The fault tolerant control method adopts the LPV iterative algorithm. The server of the simulation platform uses the open source muduo C++ network library. The IO thread is responsible for obtaining the sensor value, and the thread pool is in charge of coordinate transform and matrix computation. The output is returned to the hardware to compose the closed-loop system.

In the past two years, I have published 4 EI, and the hardware simulation platform can be adapted to other similar research.

* **Freescale smart car competition Project Leade r 2010/01-2012/07**

It is a national competition. My job is to work with others to make an automatic tracking smart car and compete for speed.

I am responsible for porting the RTOS to ARM processors. The finite state machine is adopted to describe the state change of smart car, and the thread is used by modules to communicate with each other. A tool written in SCons+Python is used to automatically build the project, which is similar to ‘make’. I also improve an open source smart car simulation platform by adding an interpreter to it. Users can directly combine the control algorithm with the improved simulation platform.

During the three years, I have win many prizes with my team.

* **ECG monitoring system Project Leader 2012/09-2013/11**

It is a university industrial project. My job is make portable ECG monitoring terminal.

I am responsible for porting the RTOS and lwIP (a embedded TCP/IP stack) to ARM platform. The wavelet filter is adopted to reduce the interference of the noise, and hardware multiplier of the processor is fully utilized to accelerate the algorithm. The collected data is uploaded to the server by HTTP protocol.

The product is finally delivered to enterprise and obtain a patent.

**AWARDS**

2009 | National Scholarship

2010 | National Electronic Design Contest, 2rd Prize

2010&2011 | Freescale Smart Car Competition, 2rd Prize, 3nd Prize