GigaDevice Semiconductor Inc.

GD32F407xx ARM® Cortex®-M4 32-bit MCU

Datasheet




Table of Contents

Та	ble c	of Contents	1
Li	st of	Figures	4
Lis	st of	Tables	5
1.	Ge	neral description	7
2.		vice overview	
	2.1.	Device information	
	2.2.	Block diagram	
2	2.3.	Pinouts and pin assignment	. 12
2	2.4.	Memory map	. 16
2	2.5.	Clock tree	. 19
2	2.6.	Pin definitions	. 20
	2.6.	1. GD32F407lx BGA176 pin definitions	. 20
	2.6.	2. GD32F407Zx LQFP144 pin definitions	. 31
	2.6.	3. GD32F407Vx LQFP100 pin definitions	. 40
	2.6.	4. GD32F407Vx BGA100 pin definitions	. 47
	2.6.	5. GD32F407Rx LQFP64 pin definitions	. 54
	2.6.	6. GD32F407xx pin alternate functions	. 60
3.	Fui	nctional description	70
;	3.1.	ARM® Cortex®-M4 core	. 70
;	3.2.	On-chip memory	. 70
;	3.3.	Clock, reset and supply management	. 71
,	3.4.	Boot modes	. 71
4	3.5.	Power saving modes	. 72
4	3.6.	Analog to digital converter (ADC)	. 72
4	3.7.	Digital to analog converter (DAC)	
	3.8.	DMA	
	3.9.	General-purpose inputs/outputs (GPIOs)	
	_		
•	3.10.	Timers and PWM generation	.74
;	3.11.	Real time clock (RTC) and backup registers	. 75
;	3.12.	Inter-integrated circuit (I2C)	. 76
	3.13.	Serial peripheral interface (SPI)	. 76



	3.14.	Universal synchronous/asynchronous receiver transmitter (USART/UART)	. 76
	3.15.	Inter-IC sound (I2S)	. 77
	3.16.	Universal serial bus full-speed interface (USBFS)	. 77
	3.17.	Universal serial bus high-speed interface (USBHS)	. 77
	3.18.	Controller area network (CAN)	. 78
	3.19.	Ethernet (ENET)	. 78
	3.20.	External memory controller (EXMC)	. 78
	3.21.	Secure digital input and output card interface (SDIO)	. 79
	3.22.	Digital camera interface (DCI)	. 79
	3.23.	Debug mode	. 79
	3.24.	Package and operation temperature	. 79
4	. Ele	ctrical characteristics	. 80
	4.1.	Absolute maximum ratings	. 80
	4.2.	Operating conditions characteristics	. 80
	4.3.	Power consumption	. 82
	4.4.	EMC characteristics	. 90
	4.5.	Power supply supervisor characteristics	. 90
	4.6.	Electrical sensitivity	. 91
	4.7.	External clock characteristics	. 92
	4.8.	Internal clock characteristics	. 94
	4.9.	PLL characteristics	. 95
	4.10.	Memory characteristics	. 97
	4.11.	NRST pin characteristics	. 97
	4.12.	GPIO characteristics	. 98
	4.13.	ADC characteristics	100
	4.14.	Temperature sensor characteristics	102
	4.15.	DAC characteristics	102
	4.16.	I2C characteristics	103
	4.17.	SPI characteristics	104
	4.18.	I2S characteristics	105
	4.19.	USART characteristics	105
	4.20.	SDIO characteristics	106





9	- ODOZI -	TO I AA Dalasiicci
4.21.	CAN characteristics	106
4.22.	USBFS characteristics	106
4.23.	USBHS characteristics	108
4.24.	EXMC characteristics	108
4.25.	TIMER characteristics	112
4.26.	Camera interface (DCMI) characteristics	112
4.27.	WDGT characteristics	113
4.28.	Parameter conditions	113
5. Pa	ckage information	114
5.1.	BGA176 package outline dimensions	114
5.2.	LQFP144 package outline dimensions	115
5.3.	BGA100 package outline dimensions	116
5.4.	LQFP100 package outline dimensions	117
5.5.	LQFP64 package outline dimensions	119
5.6.	Thermal characteristics	120
6. Ord	dering information	121
7. Re	vision history	122



List of Figures

Figure 2-1. GD32F407xx block diagram	11
Figure 2-2. GD32F407lx BGA176 pinouts	12
Figure 2-3. GD32F407Vx BGA100 pinouts	13
Figure 2-4. GD32F407Zx LQFP144 pinouts	14
Figure 2-5. GD32F407Vx LQFP100 pinouts	15
Figure 2-6. GD32F407Rx LQFP64 pinouts	15
Figure 2-7. GD32F407xx clock tree	19
Figure 4-1. Recommended power supply decoupling capacitors ^{(1) (2)}	81
Figure 4-2. Typical supply current consumption in Run mode	87
Figure 4-3. Typical supply current consumption in Sleep mode	88
Figure 4-4. Recommended external NRST pin circuit	98
Figure 4-5. I/O port AC characteristics definition	99
Figure 4-6. USBFS timings: definition of data signal rise and fall time	107
Figure 5-1. BGA176 package outline	114
Figure 5-2. LQFP144 package outline	
Figure 5-3. LQFP100 package outline	116
Figure 5-4. LQFP100 package outline	117
Figure 5-5. LQFP64 package outline	



List of Tables

Table 2-1. GD32F407xx devices features and peripheral list	8
Table 2-2. GD32F407xx devices features and peripheral list (Cont.)	9
Table 2-3. GD32F407xx memory map	
Table 2-4. GD32F407lx BGA176 pin definitions	. 20
Table 2-5. GD32F407Zx LQFP144 pin definitions	. 31
Table 2-6. GD32F407Vx LQFP100 pin definitions	. 40
Table 2-7. GD32F407Zx BGA100 pin definitions	. 47
Table 2-8. GD32F407Rx LQFP64 pin definitions	. 54
Table 2-9. Port A alternate functions summary	. 60
Table 2-10. Port B alternate functions summary	. 62
Table 2-11. Port C alternate functions summary	. 63
Table 2-12. Port D alternate functions summary	. 64
Table 2-13. Port E alternate functions summary	. 65
Table 2-14. Port F alternate functions summary	. 66
Table 2-15. Port G alternate functions summary	. 67
Table 2-16. Port H alternate functions summary	. 68
Table 2-17. Port I alternate functions summary	. 69
Table 4-1. Absolute maximum ratings ^{(1) (4)}	. 80
Table 4-2. DC operating conditions	. 80
Table 4-3. Clock frequency ⁽¹⁾	. 81
Table 4-4. Operating conditions at Power up / Power down ⁽¹⁾	
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	
Table 4-6. Power saving mode wakeup timings characteristics ⁽¹⁾⁽²⁾	
Table 4-7. Power consumption characteristics (2)(3)(4)(5)	. 82
Table 4-8. Peripheral current consumption characteristics ⁽¹⁾	. 88
Table 4-9. EMS characteristics ⁽¹⁾	
Table 4-10. Power supply supervisor characteristics	
Table 4-11. ESD characteristics ⁽¹⁾	
Table 4-12. Static latch-up characteristics ⁽¹⁾	. 92
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	. 92
Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)	. 92
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics.	. 92
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	. 93
Table 4-17. High speed internal clock (IRC16M) characteristics	. 94
Table 4-18. High speed internal clock (IRC48M) characteristics	. 94
Table 4-19. Low speed internal clock (IRC32K) characteristics	. 95
Table 4-20. PLL characteristics	. 95
Table 4-21. PLLI2S characteristics	. 96
Table 4-22. PLLSAI characteristics	. 96
Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics	. 96






Table 4-24. Flash memory characteristics	97
Table 4-25. NRST pin characteristics	97
Table 4-26. I/O port DC characteristics ^{(1) (3)}	98
Table 4-27. I/O port AC characteristics ⁽¹⁾⁽²⁾	99
Table 4-28. ADC characteristics	100
Table 4-29. ADC RAIN max for f _{ADC} = 40 MHz	100
Table 4-30. ADC dynamic accuracy at f _{ADC} = 30 MHz	101
Table 4-31. ADC dynamic accuracy at f _{ADC} = 30 MHz	101
Table 4-32. ADC dynamic accuracy at f _{ADC} = 36 MHz	101
Table 4-33. ADC dynamic accuracy at f _{ADC} = 40 MHz	101
Table 4-34. ADC static accuracy at f _{ADC} = 15 MHz	101
Table 4-35. Temperature sensor characteristics ⁽¹⁾	102
Table 4-36. DAC characteristics	102
Table 4-37. I2C characteristics ⁽¹⁾⁽²⁾	103
Table 4-38. Standard SPI characteristics (1)	104
Table 4-39. I2S characteristics ^{(1) (2)}	105
Table 4-40. USART characteristics ⁽¹⁾	105
Table 4-41. SDIO characteristics ^{(1) (2)}	106
Table 4-42. USBFS start up time	106
Table 4-43. USBFS DC electrical characteristics	107
Table 4-44. USBFS full speed-electrical characteristics ⁽¹⁾	107
Table 4-45. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)(4)	108
Table 4-46. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	109
Table 4-47. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)(4)	
Table 4-48. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)(4)	
Table 4-49. Synchronous multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	110
Table 4-50. Synchronous multiplexed PSRAM write timings(1)(2)(3)(4)	110
Table 4-51. Synchronous non-multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	
Table 4-52. Synchronous non-multiplexed PSRAM write timings (1)(2)(3)(4)	
Table 4-53. TIMER characteristics ⁽¹⁾	112
Table 4-55. DCMI characteristics ⁽¹⁾	112
Table 4-56. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)	113
Table 4-57. WWDGT min-max timeout value at 42 MHz (f _{PCLK1}) (1)	113
Table 5-1. BGA176 package dimensions	114
Table 5-2. LQFP144 package dimensions	115
Table 5-3. BGA100 package dimensions	117
Table 5-4. LQFP100 package dimensions	118
Table 5-5. LQFP64 package dimensions	119
Table 5-6. Package thermal characteristics ⁽¹⁾	120
Table 6-1. Part ordering code for GD32F407xx devices	121
Table 7-1. Revision history	122



1. General description

The GD32F407xx device belongs to the connectivity line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features a Floating Point Unit (FPU) that accelerates single precision floating point math operations and supports all ARM® single precision instructions and data types. It implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F407xx device incorporates the ARM® Cortex®-M4 32-bit processor core operating at 168 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip Flash memory and 192 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6 MSPS ADCs, two 12-bit DACs, up to eight general 16-bit timers, two 16-bit PWM advanced timers, two 32-bit general timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, four USARTs and two UARTs, two I2Ss, two CANs, a SDIO, USBFS and USBHS, and an ENET. Additional peripherals as Digital camera interface (DCI), EXMC interface with SDRAM extension support are included.

The device operates from a 2.6 to 3.6V power supply and available in -40 to +85 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F407xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, graphic display, automotive navigation, drone, IoT and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32F407xx devices features and peripheral list

Part Number								-407xx					
F	Part Number	RE	RG	RK	VE	VG	VK	VE	VG	VK	ZE	ZG	ZK
	Code area (KB)	512	512	512	512	512	512	512	512	512	512	512	512
Flash	Data area (KB)	0	512	2560	0	512	2560	0	512	2560	0	512	2560
	Total (KB)	512	1024	3072	512	1024	3072	512	1024	3072	512	1024	3072
;	SRAM (KB)	192	192	192	192	192	192	192	192	192	192	192	192
	General	8	8	8	8	8	8	8	8	8	8	8	8
	timer(16-bit)	(2-3, 8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)
	General	2	2	2	2	2	2	2	2	2	2	2	2
	timer(32-bit)	(1, 4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)
	Advanced	2	2	2	2	2	2	2	2	2	2	2	2
Timers	timer(16-bit)	(0, 7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)
Tim	Basic	2	2	2	2	2	2	2	2	2	2	2	2
	timer(16-bit)	(5, 6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1
	USART	4	4	4	4	4	4	4	4	4	4	4	4
	UART	2	2	2	2	2	2	2	2	2	2	2	2
	I2C	3	3	3	3	3	3	3	3	3	3	3	3
/ity	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2
nectivity	SDIO	1	1	1	1	1	1	1	1	1	1	1	1
Conne	CAN	2	2	2	2	2	2	2	2	2	2	2	2
	USB	FS+H S	FS+H S	FS+H S	FS+H S	FS+H S	FS+H S	FS+H S	FS+H S	FS+H S	FS+H S	FS+H S	FS+H S
	ENET	1	1	1	1	1	1	1	1	1	1	1	1
	DCI	1	1	1	1	1	1	1	1	1	1	1	1
	GPIO	51	51	51	82	82	82	82	82	82	114	114	114
													•



	GD32F407xx											
Part Number	RE	RG	RK	VE	VG	VK	VE	VG	VK	ZE	ZG	ZK
EXMC/SDRAM	0/0	0/0	0/0	1/0	1/0	1/0	1/0	1/0	1/0	1/1	1/1	1/1
ADC(CHs)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(24)	3(24)	3(24)
DAC	2	2	2	2	2	2	2	2	2	2	2	2
Package	L	_QFP6	4	LQFP100			BGA100			LQFP144		

Table 2-2. GD32F407xx devices features and peripheral list (Cont.)

			GD32F407xx			
	Part Number	IE	IG	IK		
	Code area (KB)	512	512	512		
Flash	Data area (KB)	0	512	2560		
_	Total (KB)	512	1024	3072		
	SRAM (KB)	192	192	192		
	General timer(16-bit)	8 (2-3,8-13)	8 (2-3,8-13)	8 (2-3,8-13)		
	General timer(32-bit)	2	2	2		
ers	Advanced timer(16- bit)	2	2	2		
Timers	Basic timer(16-bit)	2 (5,6)	2 (5,6)	2 (5.6)		
	SysTick	1	1	1		
	Watchdog	2	2	2		
	RTC	1	1	1		
	USART	4	4	4		
	UART	2	2	2		
	I2C	3	3	3		
ivity	SPI/I2S	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)	3/2 (0-2)/(1-2)		
onnectivity	SDIO	1	1	1		
Con	CAN	2	2	2		
	USB	FS+HS	FS+HS	FS+HS		
	ENET	1	1	1		
	DCI	1	1	1		




GD32F407xx Datasheet

D. (N.)	GD32F407xx								
Part Number	ΙΕ	IG	IK						
GPIO	140	140	140						
EXMC/SDRAM	1/1	1/1	1/1						
ADC(CHs)	3(24)	3(24)	3(24)						
DAC	2	2	2						
Package	BGA176								



2.2. Block diagram

Figure 2-1. GD32F407xx block diagram





2.3. Pinouts and pin assignment

Figure 2-2. GD32F407Ix BGA176 pinouts






Figure 2-3. GD32F407Vx BGA100 pinouts

·	1	2	3	4	5	6		7	8	9	10	11	12
Α	PE3)	PE1	PB8	ВООТО	PD7	PD5		PB4	(РВЗ)	(PA15)	PA14	(PA13)	PA12
В	PE4)(PE2	(РВ9)	(РВ7)	PB6	PD6		PD4	PD3	PD1	PC12	PC10	(PA11)
С	PC13) (PE5	PE0	VDD	PB5				PD2	PD0	PC11	NC	PA10
D	PC14) (PE6	vss								PA9	PA8	PC9
Е	PC15) (VBAT	NC								PC8	PC7	PC6
F	(PH0)	vss			(32F407V	'x			vss	VSS
G	PH1	(VDD)					BGA10	0				VDD	VDD
Н	PC0)(NRST	PDR_ ON							(PD15	PD14	PD13
J	(VSSA) (PC1	PC2								PD12	PD11	PD10
K	VREF-) (PC3	PA2	PA5	PC4			(PD9)	PB11	PB15	PB14	(PB13)
L	VREF+) (PA0	PA3	PA6	PC5	PB2		PE8	PE10	PE12	PB10	NC	PB12
М	(VDDA)	PA1	PA4	PA7	РВО	PB1		PE7	PE9	PE11	PE13	PE14	PE15



Figure 2-4. GD32F407Zx LQFP144 pinouts






Figure 2-5. GD32F407Vx LQFP100 pinouts





Figure 2-6. GD32F407Rx LQFP64 pinouts






2.4. Memory map


Table 2-3. GD32F407xx memory map

Pre-defined Regions	Bus	Address	Peripherals
		0xC000 0000 - 0xDFFF FFFF	EXMC - SDRAM
External		0xA000 1000 - 0xBFFF FFFF	Reserved
Device	ALID	0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
F	AHB	0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
External		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
RAM		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
		0x5006 0C00 - 0x5FFF FFFF	Reserved
		0x5006 0800 - 0x5006 0BFF	TRNG
	ALIDO	0x5005 0400 - 0x5006 07FF	Reserved
	AHB2	0x5005 0000 - 0x5005 03FF	DCI
		0x5004 0000 - 0x5004 FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	USBHS
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	ENET
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	DMA1
		0x4002 6000 - 0x4002 63FF	DMA0
Peripheral		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	BKP SRAM
		0x4002 3C00 - 0x4002 3FFF	FMC
	AHB1	0x4002 3800 - 0x4002 3BFF	RCU
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	GPIOI
		0x4002 1C00 - 0x4002 1FFF	GPIOH
		0x4002 1800 - 0x4002 1BFF	GPIOG
		0x4002 1400 - 0x4002 17FF	GPIOF
		0x4002 1000 - 0x4002 13FF	GPIOE
		0x4002 0C00 - 0x4002 0FFF	GPIOD
		0x4002 0800 - 0x4002 0BFF	GPIOC
		0x4002 0400 - 0x4002 07FF	GPIOB
		0x4002 0000 - 0x4002 03FF	GPIOA





Pre-defined			21 407 XX Datasilee
Regions	Bus	Address	Peripherals
-		0x4001 6C00 - 0x4001 FFFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5800 - 0x4001 67FF	Reserved
		0x4001 5400 - 0x4001 57FF	Reserved
		0x4001 5000 - 0x4001 53FF	Reserved
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER10
		0x4001 4400 - 0x4001 47FF	TIMER9
		0x4001 4000 - 0x4001 43FF	TIMER8
		0x4001 3C00 - 0x4001 3FFF	EXTI
		0x4001 3800 - 0x4001 3BFF	SYSCFG
		0x4001 3400 - 0x4001 37FF	Reserved
	APB2	0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	SDIO
		0x4001 2400 - 0x4001 2BFF	Reserved
		0x4001 2300 - 0x4001 23FF	ADC0 ⁽¹⁾
		0x4001 2200 - 0x4001 22FF	ADC2
		0x4001 2100 - 0x4001 21FF	ADC1
		0x4001 2000 - 0x4001 20FF	ADC0
		0x4001 1800 - 0x4001 1FFF	Reserved
		0x4001 1400 - 0x4001 17FF	USART5
		0x4001 1000 - 0x4001 13FF	USART0
		0x4001 0800 - 0x4001 0FFF	Reserved
		0x4001 0400 - 0x4001 07FF	TIMER7
		0x4001 0000 - 0x4001 03FF	TIMER0
		0x4000 C800 - 0x4000 FFFF	Reserved
		0x4000 C400 - 0x4000 C7FF	IREF
		0x4000 8000 - 0x4000 C3FF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
	APB1	0x4000 6C00 - 0x4000 6FFF	СТС
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	12C2
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4





Pre-defined Regions	Bus	Address	Peripherals
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	I2S2_add
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	I2S1_add
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
	AHB	0x2003 0000 - 0x2006 FFFF	Reserved
SRAM		0x2002 0000 - 0x2002 FFFF	Reserved
		0x2001 C000 - 0x2001 FFFF	SRAM1(16KB)
		0x2000 0000 - 0x2001 BFFF	SRAM0(112KB)
		0x1FFF C010 - 0x1FFF FFFF	Reserved
		0x1FFF C000 - 0x1FFF C00F	Option bytes(Bank 0)
		0x1FFF 7A10 - 0x1FFF BFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved
		0x1FFF 0000 - 0x1FFF 77FF	Boot loader(30KB)
		0x1FFE C010 - 0x1FFE FFFF	Reserved
Code	АНВ	0x1FFE C000 - 0x1FFE C00F	Option bytes(Bank 1)
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	TCMSRAM(64KB)
		0x0830 0000 - 0x0FFF FFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main Flash(3072KB)
		0x0000 0000 - 0x07FF FFFF	Aliased to the boot device


Note:

(1) ADC_SSTAT, ADC_SYNCCTL, ADC_SYNCDATA based on base address of ADC0.



2.5. Clock tree

Figure 2-7. GD32F407xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC16M: Internal 16M RC oscillators IRC32K: Internal 32K RC oscillator IRC48M: Internal 48M RC oscillators



2.6. Pin definitions

2.6.1. GD32F407Ix BGA176 pin definitions

Table 2-4. GD32F407Ix BGA176 pin definitions

		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Default: PE2
PE2	A2	I/O	5VT	Alternate: TRACECK, ENET_MII_TXD3, EXMC_A23,
				EVENTOUT
DES	A1).	5VT	Default: PE3
PE3	ΑI	I/O	5 / 1	Alternate: TRACED0, EXMC_A19, EVENTOUT
PE4	B1	I/O	5VT	Default: PE4
F = 4	DТ	1/0	371	Alternate: TRACED1, EXMC_A20, DCI_D4, EVENTOUT
				Default: PE5
PE5	B2	I/O	5VT	Alternate: TRACED2, TIMER8_CH0, EXMC_A21, DCI_D6,
				EVENTOUT
				Default: PE6
PE6	В3	I/O	5VT	Alternate: TRACED3, TIMER8_CH1, EXMC_A22, DCI_D7,
				EVENTOUT
VBAT	C1	Р		Default: V _{BAT}
				Default: PI8
PI8	D2	I/O	5VT	Alternate: EVENTOUT
				Additional: RTC_TAMP1, RTC_TAMP0, RTC_TS
PC13-				Default: PC13
TAMPER-	D1	I/O	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14-				Default: PC14
OSC32IN	E1	I/O	5VT	Alternate: EVENTOUT
03032114				Additional: OSC32IN
PC15-				Default: PC15
OSC32O	F1	I/O	5VT	Alternate: EVENTOUT
UT				Additional: OSC32OUT
PI9	D3	I/O	5VT	Default: PI9
FIB	DS	1/0	371	Alternate: CAN0_RX, EXMC_D30, EVENTOUT
PI10	E3	I/O	5VT	Default: PI10
PIIU		1/0	571	Alternate: ENET_MII_RX_ER, EXMC_D31, EVENTOUT
PI11	E4	I/O	5VT	Default: PI11
1111	∟ 4	1/0	JVI	Alternate: USBHS_ULPI_DIR, EVENTOUT
V _{SS}	F2	Р	-	Default: V _{SS}
V_{DD}	F3	Р	-	Default: V _{DD}
PF0	E2	I/O	5VT	Default: PF0



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
		.,,,,		Alternate:I2C1_SDA,EXMC_A0,EVENTOUT, CTC_SYNC
				Default: PF1
PF1	H3	I/O	5VT	Alternate: I2C1_SCL, EXMC_A1, EVENTOUT
				Default: PF2
PF2	H2	I/O	5VT	Alternate: I2C1_SMBA, EXMC_A2, EVENTOUT
				Default: PF3
PF3	J2	I/O	5VT	Alternate: EXMC_A3, EVENTOUT, I2C1_TXFRAME
				Additional: ADC2_IN9
				Default: PF4
PF4	J3	I/O	5VT	Alternate: EXMC_A4, EVENTOUT
				Additional: ADC2_IN14
				Default: PF5
PF5	K3	I/O	5VT	Alternate: EXMC_A5, EVENTOUT
				Additional: ADC2_IN15
Vss	G2	Р	-	Default: V _{SS}
V_{DD}	G3	Р	-	Default: V _{DD}
				Default: PF6
PF6	K2	I/O	5VT	Alternate:TIMER9_CH0, EXMC_NIORD, EVENTOUT
				Additional: ADC2_IN4
				Default: PF7
PF7	K1	I/O	5VT	Alternate: TIMER10_CH0, EXMC_NREG, EVENTOUT
				Additional: ADC2_IN5
				Default: PF8
PF8	L3	I/O	5VT	Alternate: TIMER12_CH0, EXMC_NIOWR, EVENTOUT
				Additional: ADC2_IN6
			_,	Default: PF9
PF9	L2	I/O	5VT	Alternate: TIMER13_CH0, EXMC_CD, EVENTOUT
				Additional: ADC2_IN7
DE40	1.4	1/0	EV/T	Default: PF10
PF10	L1	I/O	5VT	Alternate: EXMC_INTR, DCI_D11, EVENTOUT
				Additional: ADC2_IN8 Default: PH0, OSCIN
PH0	G1	I/O	5VT	Alternate: EVENTOUT
FIIO	Gi	1/0	371	Additional: OSCIN
				Default: PH1, OSCOUT
PH1	H1	I/O	5VT	Alternate: EVENTOUT
	'''	",		Additional: OSCOUT
NRST	J1	-	_	Default: NRST
				Default: PC0
PC0	M2	I/O	5VT	Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT
				Additional: ADC012_IN10



cription
cription
PI1_MOSI, I2S1_SD,
_SD, USBHS_ULPI_DIR,
EVENTOUT
JSBHS_ULPI_NXT,
KE0, EVENTOUT
ETI, TIMER4_CH0,
T3_TX, ENET_MII_CRS,
_CH1, USART1_RTS,
ENET_RMII_REF_CLK,
CH2, TIMER8_CH0,
DIO, EVENTOUT
_SDCKE0, EVENTOUT
_SDNE0, EVENTOUT,
PI_NXT, EVENTOUT
WE, EVENTOUT



		Pin	I/O	ODSZI 407 XX Datasiice
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
		Type	Level	Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,
				I2S1_MCK, USART1_RX, USBHS_ULPI_D0,
				ENET_MILCOL, EVENTOUT
				Additional: ADC012_IN3
NC	L4			Additional. ADC012_INS
		- D	-	Default: Vnn
V _{DD}	K4	Р	-	
				Default: PA4
PA4	N4	I/O		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
				USBHS_SOF, DCI_HSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
				Default: PA5
PA5	P4	I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,
				SPI0_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01_IN5, DAC_OUT1
				Default: PA6
				Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,
PA6	P3	I/O	5VT	SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,
				DCI_PIXCLK, EVENTOUT
				Additional: ADC01_IN6
				Default: PA7
				Alternate: TIMER0_CH0_ON, TIMER2_CH1,
DA 7	Do	1/0		TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,
PA7	R3	I/O	5VT	ENET_MII_RX_DV, ENET_RMII_CRS_DV, EXMC_SDNWE,
				EVENTOUT
				Additional: ADC01_IN7
				Default: PC4
		I/O	5VT	Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,
PC4	N5			EXMC_SDNE0, EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
				Alternate: USART2_RX, ENET_MII_RXD1,
PC5	P5	I/O	5VT	ENET_RMII_RXD1, EXMC_SDCKE0, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
				Alternate: TIMER0_CH1_ON, TIMER2_CH2,
	ļ	R5 I/O	5VT	TIMER7_CH1_ON, SPI2_MOSI, I2S2_SD,
PB0	R5			USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF
				Default: PB1
PB1	R4	I/O	5VT	Alternate: TIMER0_CH2_ON, TIMER2_CH3,
				Alichiale. HiviENU_OHZ_OH, HIVIENZ_OHO,



				GD32F407XX Datasnee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER7_CH2_ON, USBHS_ULPI_D2, ENET_MII_RXD3,
				SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	M6	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT
PF11	De	I/O	5VT	Default: PF11
PFII	R6	1/0	571	Alternate: EXMC_SDNRAS, DCI_D12, EVENTOUT
PF12	P6	I/O	5VT	Default: PF12
FF12	FO	1/0	371	Alternate: EXMC_A6, EVENTOUT
Vss	M8	Р	-	Default: V _{SS}
V_{DD}	N8	Р	-	Default: V _{DD}
DE42	NC	1/0	EV/T	Default: PF13
PF13	N6	I/O	5VT	Alternate: EXMC_A7, EVENTOUT
DE4.4	DZ	1/0	EV/T	Default: PF14
PF14	R7	I/O	5VT	Alternate: EXMC_A8, EVENTOUT
DE4.5	D7	1/0	EV/T	Default: PF15
PF15	P7	I/O	5VT	Alternate: EXMC_A9, EVENTOUT
DOO	N 1-7	1/0	E) /T	Default: PG0
PG0	N7	I/O	5VT	Alternate: EXMC_A10, EVENTOUT
DO4	N 4-7	1/0	E) /T	Default: PG1
PG1	M7	I/O	5VT	Alternate: EXMC_A11, EVENTOUT
DE7	Do	1/0	E) /T	Default: PE7
PE7	R8	I/O	5VT	Alternate: TIMER0_ETI, EXMC_D4, EVENTOUT
DEO	Do	1/0	E) /T	Default: PE8
PE8	P8	I/O	5VT	Alternate: TIMER0_CH0_ON, EXMC_D5, EVENTOUT
DEO	DO	1/0	EV/T	Default: PE9
PE9	P9	I/O	5VT	Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT
Vss	M9	Р	-	Default: Vss
V _{DD}	N9	Р	-	Default: V _{DD}
5510			=) (-	Default: PE10
PE10	R9	I/O	5VT	Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT
DE 44	D40	1/0	E) /T	Default: PE11
PE11	P10	I/O	5VT	Alternate: TIMER0_CH1, EXMC_D8, EVENTOUT
DE 40	D40	1/0	E) /T	Default: PE12
PE12	R10	I/O	5VT	Alternate: TIMER0_CH2_ON, EXMC_D9, EVENTOUT
DE40	N14.4	1/0	F\ / 	Default: PE13
PE13	N11 I/O	N11 I/O	5VT	Alternate: TIMER0_CH2, EXMC_D10, EVENTOUT
DE44	_	1/0	F. /-	Default: PE14
PE14	P11	I/O	5VT	Alternate: TIMER0_CH3, EXMC_D11, EVENTOUT
PE15	R11	I/O	5VT	Default: PE15



		1		GD32F407 XX DataSitee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
		7.		Alternate: TIMER0_BRKIN, EXMC_D12, EVENTOUT
				Default: PB10
				Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
PB10	R12	I/O	5VT	I2S2_MCK, USART2_TX,USBHS_ULPI_D3,
				ENET_MII_RX_ER, SDIO_D7, EVENTOUT
				Default: PB11
55.44	D.10		=) (T	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN,
PB11	R13	I/O	5VT	USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN,
				ENET_RMII_TX_EN, EVENTOUT
NC	M10	Р	-	Default: V _{CORE}
V_{DD}	N10	Р	-	Default: V _{DD}
				Default: PH6
PH6	M11	I/O	5VT	Alternate: I2C1_SMBA, TIMER11_CH0, ENET_MII_RXD2,
				EXMC_SDNE1, DCI_D8, EVENTOUT
				Default: PH7
PH7	N12	I/O	5VT	Alternate: I2C2_SCL, ENET_MII_RXD3, EXMC_SDCKE1,
				DCI_D9, EVENTOUT
				Default: PH8
PH8	M12	I/O	5VT	Alternate: I2C2_SDA, EXMC_D16, DCI_HSYNC,
				EVENTOUT
				Default: PH9
PH9	M13	I/O	5VT	Alternate: I2C2_SMBA, TIMER11_CH1, EXMC_D17,
				DCI_D0, EVENTOUT
				Default: PH10
PH10	L13	I/O	5VT	Alternate: TIMER4_CH0, EXMC_D18, DCI_D1, EVENTOUT,
				I2C2_TXFRAME
PH11	L12	I/O	5VT	Default: PH11
FIIII	LIZ	1/0	5 7 1	Alternate: TIMER4_CH1, EXMC_D19, DCI_D2, EVENTOUT
PH12	K12	I/O	5VT	Default: PH12
11112	KIZ	1/0	3 7 1	Alternate: TIMER4_CH2, EXMC_D20, DCI_D3, EVENTOUT
Vss	H12	Р	-	Default: V _{SS}
V_{DD}	J12	Р	-	Default: V _{DD}
				Default: PB12
PB12 P1				Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS,
	P12	P12 I/O	5VT	I2S1_WS, USART2_CK, CAN1_RX, USBHS_ULPI_D5,
				ENET_MII_TXD0, ENET_RMII_TXD0, USBHS_ID,
				EVENTOUT
				Default: PB13
PB13	P13	I/O	I/O 5VT	Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
1 2.0	PIS	"		USART2_CTS, CAN1_TX, USBHS_ULPI_D6,
				ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT,



				ODSZI 407 XX Datasnee	
Pin Name	Pins	Pin	I/O	Functions description	
		Type ⁽¹⁾	Level ⁽²⁾		
				I2C1_TXFRAME	
				Additional: USBHS_VBUS	
				Default: PB14	
PB14	R14	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON,	
		., 0	011	SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0,	
				USBHS_DM, EVENTOUT	
				Default: PB15	
PB15	R15	I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON,	
1 510	1110	","	311	TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,	
				USBHS_DP, EVENTOUT	
PD8	P15	I/O	5VT	Default: PD8	
FD0	FIS	1/0	5 1	Alternate: USART2_TX, EXMC_D13, EVENTOUT	
PD9	P14	1/0	5VT	Default: PD9	
PD9	F14	1/0	371	Alternate: USART2_RX, EXMC_D14, EVENTOUT	
PD10	N15	1/0	5VT	Default: PD10	
PDIO	итэ	1/0	371	Alternate: USART2_CK, EXMC_D15, EVENTOUT	
PD11	N14	I/O	5VT	Default: PD11	
PUII	N14	1/0	571	Alternate: USART2_CTS, EXMC_A16, EVENTOUT	
				Default: PD12	
PD12	N13	I/O	5VT	Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17,	
				EVENTOUT	
PD13	M15	I/O	5VT	Default: PD13	
PDIS	IVITO	1/0	371	Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT	
V_{DD}	J13	Р	-	Default: V _{DD}	
PD14	M14	I/O	5VT	Default: PD14	
PD14	IVI I 4	1/0	371	Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT	
				Default: PD15	
PD15	L14	I/O	5VT	Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,	
				CTC_SYNC	
DCO	1.45	1/0	C) /T	Default: PG2	
PG2	L15	I/O	5VT	Alternate: EXMC_A12, EVENTOUT	
DC2	V1E	1/0	EV/T	Default: PG3	
PGS	PG3 K15 I/O	1/0	5VT	Alternate: EXMC_A13, EVENTOUT	
DO 4	PG4 K14	1/0	E) /T	Default: PG4	
PG4		I/O	5VT	Alternate: EXMC_A14, EVENTOUT	
DOF	DO5 1440	1/0	C) /T	Default: PG5	
PG5	K13	I/O	5VT	Alternate: EXMC_A15, EVENTOUT	
DCC	DCC 145	145		Default: PG6	
PG6	J15	I/O	5VT	Alternate: EXMC_INT1, DCI_D12, EVENTOUT	
DO7	14.4	4 1/6	1/0 -:	E\	Default: PG7
PG7	J14	I/O	5VT	Alternate: USART5_CK, EXMC_INT2, DCI_D13,	



		Di-	1/0	ODSZI 407 XX Datastice
Pin Name	Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	
				EVENTOUT
				Default: PG8
PG8	H14	I/O	5VT	Alternate: USART5_RTS, ENET_PPS_OUT, EXMC_SDCLK,
				EVENTOUT
Vss	G12	Р	-	Default: Vss
V_{DD}	H13	Р	-	Default: V _{DD}
				Default: PC6
PC6	H15	I/O	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
				Default: PC7
D07	0.45		=\	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,
PC7	G15	I/O	5VT	I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,
				EVENTOUT
				Default: PC8
PC8	G14	I/O	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
				USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
				Default: PC9
PC9	F14	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
		, .,		I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
				Default: PA8
				Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,
PA8	F15	I/O	5VT	USARTO_CK, USBFS_SOF, SDIO_D1, EVENTOUT,
				CTC_SYNC
				Default: PA9
				Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,
PA9	E15	I/O	5VT	USARTO_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS
				Default: PA10
PA10	D15	I/O	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID,DCI_D1,
17(10	D10	.,,	371	EVENTOUT, I2C2_TXFRAME
				Default: PA11
PA11	C15	I/O	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,
IAII	013	1/0	3 7 1	CANO_RX, USBFS_DM, EVENTOUT
				Default: PA12
PA12	B15	I/O	5VT	Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,
PAIZ	БΙЭ	1/0	371	
				CANO_TX, USBFS_DP, EVENTOUT
PA13	A15	I/O	5VT	Default: JTMS, SWDIO, PA13
NO				Alternate: EVENTOUT
NC	F13	-	-	-
Vss	F12	P	-	Default: Vss
V_{DD}	G13	Р	-	Default: V _{DD}



Pin Name					
Default: PH13	Pin Name	Pins	Pin	I/O	Functions description
PH13			Type ⁽¹⁾	Level ⁽²⁾	·
EVENTOUT Default: PH14					
Default: PH14	PH13	E12	I/O	5VT	Alternate: TIMER7_CH0_ON, CAN0_TX, EXMC_D21,
PH14					EVENTOUT
EVENTOUT Default: PH15 Default: PH16 Default: PH16 Default: PH16 Default: PH16 Default: PH16 DEfault: PH17 Default: PH18 DH19 DH19					Default: PH14
Default: PH15	PH14	E13	I/O	5VT	Alternate: TIMER7_CH1_ON, EXMC_D22, DCI_D4,
PH15					EVENTOUT
EVENTOUT Default: PI0 Default: PI0 Default: PI0 Default: PI0 Default: PI1 Default: PI1 Default: PI1 Default: PI1 Default: PI2 Default: PI2 Default: PI2 Default: PI3 Default: Vss Default: JTDI, PA15 Alternate: EVENTOUT Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT Default: PC10 Default: PC10 Default: PC10 Default: PC10 Default: PC10 Default: PC10 Default: PC11 Default: PC11 Default: PC12 Default: PC12					Default: PH15
Default: PI0	PH15	D13	I/O	5VT	Alternate: TIMER7_CH2_ON, EXMC_D23, DCI_D11,
PI0					EVENTOUT
DCI_D13, EVENTOUT					Default: PI0
Default: PI1	PI0	E14	I/O	5VT	Alternate: TIMER4_CH3, SPI1_NSS, I2S1_WS, EXMC_D24,
PI1					DCI_D13, EVENTOUT
EVENTOUT Default: PI2					Default: PI1
Default: PI2	PI1	D14	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, EXMC_D25, DCI_D8,
Pi2					EVENTOUT
EXMC_D26, DCI_D9, EVENTOUT					Default: PI2
Default: PI3	PI2	C14	I/O	5VT	Alternate: TIMER7_CH3, SPI1_MISO, I2S1_ADD_SD,
PI3 C13 I/O 5VT Alternate: TIMER7_ETI, SPI1_MOSI, I2S1_SD, EXMC_D27, DCI_D10, EVENTOUT Vss D9 P - Default: Vss VoD C9 P - Default: VDD PA14 A14 I/O 5VT Default: JTCK, SWCLK, PA14 Alternate: EVENTOUT Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT Default: PC10 Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDI0_D2, DCI_D8, EVENTOUT Default: PC10 PC10 Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDI0_D2, DCI_D8, EVENTOUT Default: PC11 Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDI0_D3, DCI_D4, EVENTOUT Default: PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDI0_CK, DCI_D9, EVENTOUT					EXMC_D26, DCI_D9, EVENTOUT
DCI_D10, EVENTOUT					Default: PI3
Vss D9 P - Default: Vss VDD C9 P - Default: VDD PA14 A14 I/O 5VT Default: JTCK, SWCLK, PA14 Alternate: EVENTOUT PA15 A13 I/O 5VT Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT PC10 B14 I/O 5VT Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT	PI3	C13	I/O	5VT	Alternate: TIMER7_ETI, SPI1_MOSI, I2S1_SD, EXMC_D27,
VDD C9 P - Default: VDD PA14 A14 I/O 5VT Default: JTCK, SWCLK, PA14 Alternate: EVENTOUT PA15 A13 I/O 5VT Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT PC10 B14 I/O 5VT Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT					DCI_D10, EVENTOUT
PA14 A14 I/O 5VT Default: JTCK, SWCLK, PA14 Alternate: EVENTOUT PA15 A13 I/O 5VT Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT PC10 B14 I/O 5VT Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT	Vss	D9	Р	1	Default: Vss
PA14 A14 I/O 5VT Alternate: EVENTOUT PA15 A13 I/O 5VT Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT PC10 B14 I/O 5VT Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT	V _{DD}	C9	Р	-	Default: V _{DD}
Alternate: EVENTOUT				_,	Default: JTCK, SWCLK, PA14
PA15 A13 I/O 5VT Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT PC10 B14 I/O 5VT Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT	PA14	A14	I/O	5V I	Alternate: EVENTOUT
SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT					Default: JTDI, PA15
PC10 B14 I/O 5VT Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT	PA15	A13	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,
PC10 B14 I/O 5VT Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT					SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT
SDIO_D2, DCI_D8, EVENTOUT					Default: PC10
PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT	PC10	B14	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
PC11 B13 I/O 5VT Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT PC12 A12 I/O 5VT Default: PC12 Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT					SDIO_D2, DCI_D8, EVENTOUT
PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT					Default: PC11
PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT	PC11	B13	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
PC12 A12 I/O 5VT Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT					UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
UART4_TX, SDIO_CK, DCI_D9, EVENTOUT					Default: PC12
	PC12	A12	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
Default: PD0					UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
					Default: PD0
PD0 B12 I/O 5VT Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2,	PD0	B12	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2,
EVENTOUT					EVENTOUT
PD1 C12 I/O 5VT Default: PD1	PD1	C12	I/O	5VT	Default: PD1



		1		GD32F407 XX Datashee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,
				EVENTOUT
				Default: PD2
PD2	D12	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,
				EVENTOUT
				Default: PD3
PD3	D11	I/O	5VT	Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS,
				EXMC_CLK, DCI_D5,EVENTOUT
DD 4	D40	1/0	E) /T	Default: PD4
PD4	D10	I/O	5VT	Alternate: USART1_RTS, EXMC_NOE, EVENTOUT
	044		-> (=	Default: PD5
PD5	C11	I/O	5VT	Alternate: USART1_TX, EXMC_NWE, EVENTOUT
Vss	D8	Р	-	Default: Vss
V_{DD}	C8	Р	-	Default: V _{DD}
				Default: PD6
PD6	B11	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX,
				EXMC_NWAIT, DCI_D10, EVENTOUT
				Default: PD7
PD7	A11	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,
				EVENTOUT
				Default: PG9
PG9	C10	I/O	5VT	Alternate: USART5_RX, EXMC_NE1, EXMC_NCE2,
				DCI_VSYNC, EVENTOUT
				Default: PG10
PG10	B10	I/O	5VT	Alternate: EXMC_NCE3_0, EXMC_NE2, DCI_D2,
				EVENTOUT
				Default: PG11
PG11	В9	I/O	5VT	Alternate: ENET_MII_TX_EN, ENET_RMII_TX_EN,
				EXMC_NCE3_1, DCI_D3, EVENTOUT
DC40	DO	1/0	EV/T	Default: PG12
PG12	B8	I/O	5VT	Alternate: USART5_RTS, EXMC_NE3, EVENTOUT
				Default: PG13
PG13	A8	I/O	5VT	Alternate: TRACED2, USART5_CTS, ENET_MII_TXD0,
				ENET_RMII_TXD0, EXMC_A24, EVENTOUT
				Default: PG14
PG14	A7	I/O	5VT	Alternate: TRACED3, USART5_TX, ENET_MII_TXD1,
				ENET_RMII_TXD1, EXMC_A25, EVENTOUT
Vss	D7	Р	-	Default: Vss
V _{DD}	C7	Р	-	Default: V _{DD}
DC45	D7	1/0	E\	Default: PG15
PG15	B7	I/O	5VT	Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13,



		Pin	I/O	ODSZI 407 XX DalaSilee
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
		туре	Level	EVENTOUT
DDO	A 4 O	1/0	E) /T	Default: JTDO, PB3
PB3	A10	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,
				SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT
			5VT	Default: NJTRST, PB4
PB4	A9	I/O		Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
				I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,
				I2CO_TXFRAME
				Default: PB5
PB5	A6	I/O	5VT	Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,
				SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,
				ENET_PPS_OUT, EXMC_SDCKE1, DCI_D10, EVENTOUT
				Default: PB6
PB6	В6	I/O	5VT	Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX,
				CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT
				Default: PB7
PB7	B5	I/O	5VT	Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX,
				EXMC_NL, DCI_VSYNC, EVENTOUT
воото	D6	I/O	5VT	Default: BOOT0
	A5	I/O	5VT	Default: PB8
DDO				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,
PB8				TIMER9_CH0, I2C0_SCL, CAN0_RX, ENET_MII_TXD3,
				SDIO_D4, DCI_D6, EVENTOUT
	B4	I/O	5VT	Default: PB9
				Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
PB9				I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, EVENTOUT
	_			Default: PE0
PE0	A4	I/O	5VT	Alternate: TIMER3_ETI, EXMC_NBL0, DCI_D2, EVENTOUT
				Default: PE1
PE1	А3	I/O	5VT	Alternate: TIMER0_CH1_ON, EXMC_NBL1, DCI_D3,
				EVENTOUT
V _{SS}	D5	Р	-	Default: V _{SS}
PDR_ON	C6	Р	-	Default: PDR_ON
V _{DD}	C5	Р	-	Default: V _{DD}
	D4	I/O	5VT	Default: PI4
PI4				Alternate: TIMER7_BRKIN, EXMC_NBL2, DCI_D5,
				EVENTOUT
	C4	I/O	5VT	Default: PI5
PI5				Alternate: TIMER7_CH0, EXMC_NBL3, DCI_VSYNC,
				EVENTOUT



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PI6	C3	I/O	5VT	Default: PI6
FIO	P16 C3			Alternate: TIMER7_CH1, EXMC_D28, DCI_D6, EVENTOUT
DIZ	Co	I/O		Default: PI7
PI7 C2	1/0	5VT	Alternate:TIMER7_CH2,EXMC_D29,DCI_D7,EVENTOUT	

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.2. GD32F407Zx LQFP144 pin definitions

Table 2-5. GD32F407Zx LQFP144 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PE2
PE2	1	I/O	5VT	Alternate: TRACECK, ENET_MII_TXD3, EXMC_A23,
				EVENTOUT
PE3	2	I/O	5VT	Default: PE3
PES	2			Alternate: TRACED0, EXMC_A19, EVENTOUT
PE4	3	1/0	5) (T	Default: PE4
FE4	?	Ş	5VT	Alternate: TRACED1, EXMC_A20, DCI_D4, EVENTOUT
				Default: PE5
PE5	4	I/O	5VT	Alternate: TRACED2, TIMER8_CH0, EXMC_A21, DCI_D6,
				EVENTOUT
				Default: PE6
PE6	5	I/O	5VT	Alternate: TRACED3, TIMER8_CH1, EXMC_A22, DCI_D7,
				EVENTOUT
V _{BAT}	6	Р	-	Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	7	I/O	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14-		I/O	5VT	Default: PC14
OSC32IN	8			Alternate: EVENTOUT
OSCSZIN				Additional: OSC32IN
PC15-				Default: PC15
OSC32O	9	I/O	5VT	Alternate: EVENTOUT
UT				Additional: OSC32OUT
PF0	10	I/O	5VT	Default: PF0
				Alternate: I2C1_SDA, EXMC_A0, EVENTOUT, CTC_SYNC
PF1	11	I/O	5VT	Default: PF1
FFI				Alternate: I2C1_SCL, EXMC_A1, EVENTOUT
PF2	12	I/O	5VT	Default: PF2



		Pin	I/O	ODSZI 407 XX Datasileet
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	
				Alternate: I2C1_SMBA, EXMC_A2, EVENTOUT
				Default: PF3
PF3	13	I/O	5VT	Alternate: EXMC_A3, EVENTOUT, I2C1_TXFRAME
				Additional: ADC2_IN9
				Default: PF4
PF4	14	I/O	5VT	Alternate: EXMC_A4, EVENTOUT
				Additional: ADC2_IN14
				Default: PF5
PF5	15	I/O	5VT	Alternate: EXMC_A5, EVENTOUT
				Additional: ADC2_IN15
V _{SS}	16	Р	-	Default: V _{SS}
V_{DD}	17	Р	-	Default: V _{DD}
				Default: PF6
PF6	18	I/O	5VT	Alternate: TIMER9_CH0, EXMC_NIORD, EVENTOUT
				Additional: ADC2_IN4
				Default: PF7
PF7	19	I/O	5VT	Alternate: TIMER10_CH0, EXMC_NREG, EVENTOUT
				Additional: ADC2_IN5
	20	I/O	5VT	Default: PF8
PF8				Alternate: TIMER12_CH0, EXMC_NIOWR, EVENTOUT
				Additional: ADC2_IN6
				Default: PF9
PF9	21	I/O	5VT	Alternate: TIMER13_CH0, EXMC_CD, EVENTOUT
				Additional: ADC2_IN7
				Default: PF10
PF10	22	I/O	5VT	Alternate: EXMC_INTR, DCI_D11, EVENTOUT
				Additional: ADC2_IN8
				Default: PH0, OSCIN
PH0	23	I/O	5VT	Alternate: EVENTOUT
				Additional: OSCIN
				Default: PH1, OSCOUT
PH1	24	I/O	5VT	Alternate: EVENTOUT
				Additional: OSCOUT
NRST	25	-	-	Default: NRST
				Default: PC0
PC0	26	I/O	5VT	Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
DG:			=> :=	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,
PC1	27	I/O	5VT	ENET_MDC, EVENTOUT
				Additional: ADC012_IN11



		Pin	I/O	OBOZI 407 XX Datasrice
Pin Name	Pins	Type ⁽¹⁾		Functions description
		Type. /	LC VCI. /	Default: PC2
				Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,
PC2	28	I/O	5VT	ENET_MII_TXD2, EXMC_SDNE0, EVENTOUT
				Additional: ADC012_IN12
				Default: PC3
		I/O		Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,
PC3	29		5VT	ENET_MIL_TX_CLK, EXMC_SDCKE0, EVENTOUT
				Additional: ADC012_IN13
V_{DD}	30	P	_	Default: V _{DD}
V _{SSA}	31	Р	-	Default: V _{SSA}
V _{REFP}	32	P	_	Default: V _{REF+}
V _{DDA}	33	Р	_	Default: VDDA
V DDA	33	'		Default: PA0
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
PA0-	34	I/O	5VT	TIMER7_ETI, USART1_CTS, UART3_TX, ENET_MII_CRS,
WKUP	54	1/0	371	EVENTOUT
				Additional: ADC012_IN0, WKUP
		I/O	5VT	Default: PA1
				Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,
PA1	35			UART3_RX, ENET_MII_RX_CLK, ENET_RMII_REF_CLK,
IAI	35			EVENTOUT
				Additional: ADC012 IN1
				Default: PA2
	36	I/O		Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,
PA2			5VT	I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT
				Additional: ADC012_IN2
				Default: PA3
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,
PA3	37	I/O	5VT	I2S1 MCK, USART1 RX, USBHS ULPI D0, ENET MII COL,
				EVENTOUT
				Additional: ADC012_IN3
V _{SS}	38	P	_	Default: V _{SS}
V _{DD}	39	P	-	Default: V _{DD}
35		I/O		Default: PA4
PA4	40			Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
				USBHS_SOF, DCI_HSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
		I/O		Default: PA5
_	41			Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,
PA5				SPIO_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01_IN5, DAC_OUT1



		Pin	I/O	OD321 407 AX Datasheet	
Pin Name	Pins	Type ⁽¹⁾		Functions description	
		турс	Level	Default: PA6	
	42	I/O		Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,	
PA6			5VT	SPIO_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,	
1710	72		0 1	DCI_PIXCLK, EVENTOUT	
				Additional: ADC01_IN6	
				Default: PA7	
				Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON,	
PA7	43	I/O	5VT	SPIO_MOSI, TIMER13_CH0, ENET_MII_RX_DV,	
170	10	., 0	011	ENET_RMII_CRS_DV, EXMC_SDNWE, EVENTOUT	
				Additional: ADC01_IN7	
				Default: PC4	
				Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,	
PC4	44	I/O	5VT	EXMC_SDNE0, EVENTOUT	
				Additional: ADC01_IN14	
				Default: PC5	
				Alternate: USART2_RX, ENET_MII_RXD1, ENET_RMII_RXD1,	
PC5	45	I/O	5VT	EXMC_SDCKE0, EVENTOUT	
				Additional: ADC01_IN15	
				Default: PB0	
		I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON,	
PB0	46			SPI2_MOSI, I2S2_SD, USBHS_ULPI_D1, ENET_MII_RXD2,	
1 50	40		0 1	SDIO_D1, EVENTOUT	
				Additional: ADC01_IN8, IREF	
				Default: PB1	
		7 I/O		Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON,	
PB1	47		5VT	USBHS_ULPI_D2, ENET_MII_RXD3, SDIO_D2, EVENTOUT	
				Additional: ADC01_IN9	
				Default: PB2, BOOT1	
PB2	48	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,	
	.0	,,,		USBHS_ULPI_D4, SDIO_CK, EVENTOUT	
			5VT	Default: PF11	
PF11	49	I/O		Alternate: EXMC SDNRAS, DCI D12, EVENTOUT	
				Default: PF12	
PF12	50	I/O	5VT	Alternate: EXMC_A6, EVENTOUT	
Vss	51	Р	-	Default: Vss	
V _{DD}	52	P	-	Default: V _{DD}	
- 25	53	I/O		Default: PF13	
PF13				Alternate: EXMC_A7, EVENTOUT	
	54	I/O	5VT	Default: PF14	
PF14				Alternate: EXMC_A8, EVENTOUT	
PF15	55	I/O	5VT	Default: PF15	
	- 55	,,)	_ ~		



Pin Name	Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	
				Alternate: EXMC_A9, EVENTOUT
PG0	PG0 56	I/O	5VT	Default: PG0
				Alternate: EXMC_A10, EVENTOUT
PG1	57	I/O	5VT	Default: PG1
				Alternate: EXMC_A11, EVENTOUT
PE7	58	I/O	5VT	Default: PE7
				Alternate: TIMER0_ETI, EXMC_D4, EVENTOUT
PE8	59	I/O	5VT	Default: PE8
				Alternate: TIMER0_CH0_ON, EXMC_D5, EVENTOUT
PE9	60	I/O	5VT	Default: PE9
		., 0		Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT
Vss	61	Р	-	Default: Vss
V_{DD}	62	Р	-	Default: V _{DD}
PE10	63	I/O	5VT	Default: PE10
1 210	00	1/0	371	Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT
PE11	64	I/O	5VT	Default: PE11
FE11	04	٥	371	Alternate: TIMER0_CH1, EXMC_D8, EVENTOUT
DE12	65	I/O	5VT	Default: PE12
PEIZ				Alternate: TIMER0_CH2_ON, EXMC_D9, EVENTOUT
DE42	66	I/O	5VT	Default: PE13
FEIS				Alternate: TIMER0_CH2, EXMC_D10, EVENTOUT
DE44	67	1/0	E) /T	Default: PE14
PE14	67	1/0	501	Alternate: TIMER0_CH3, EXMC_D11, EVENTOUT
DE4 <i>E</i>	60	1/0	5VT	Default: PE15
PEID	00	1/0		Alternate: TIMER0_BRKIN, EXMC_D12, EVENTOUT
			5VT	Default: PB10
DB40	60	1/0		Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
PBIU	69	1/0		I2S2_MCK, USART2_TX, USBHS_ULPI_D3,
				ENET_MII_RX_ER, SDIO_D7, EVENTOUT
				Default: PB11
DD44	70	1/0		Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX,
PB11	70	1/0	501	USBHS_ULPI_D4, ENET_MII_TX_EN, ENET_RMII_TX_EN,
	,			EVENTOUT
NC	71	Р	-	Default: Vcore
V_{DD}	72	Р	-	Default: V _{DD}
				Default: PB12
PB12	73	I/O	5VT	Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS,
				USART2_CK, CAN1_RX, USBHS_ULPI_D5, ENET_MII_TXD0,
				ENET_RMII_TXD0, USBHS_ID,EVENTOUT
PB13	74	74 I/O	5VT	Default: PB13
				Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
V _{DD}	66 67 68 69 70 71 72	I/O I/O I/O I/O I/O I/O	5VT 5VT 5VT 5VT	Alternate: TIMERO_CH2_ON, EXMC_D9, EVENTOUT Default: PE13 Alternate: TIMERO_CH2, EXMC_D10, EVENTOUT Default: PE14 Alternate: TIMERO_CH3, EXMC_D11, EVENTOUT Default: PE15 Alternate: TIMERO_BRKIN, EXMC_D12, EVENTOUT Default: PB10 Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ENET_MII_RX_ER, SDIO_D7, EVENTOUT Default: PB11 Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX USBHS_ULPI_D4, ENET_MII_TX_EN, ENET_RMII_TX_EN, EVENTOUT Default: Vcore Default: Vcore Default: Vdd Default: PB12 Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_W USART2_CK, CAN1_RX, USBHS_ULPI_D5, ENET_MII_TXD ENET_RMII_TXD0, USBHS_ID,EVENTOUT Default: PB13



		Pin	1/0	ODSZI +O7 XX Datasileet		
Pin Name	Pins	Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
		туреч	Level	USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ENET_MII_TXD1,		
				ENET_RMII_TXD1, EVENTOUT, I2C1_TXFRAME		
				Additional: USBHS_VBUS		
				Default: PB14		
PB14	75	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO,		
				I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM,		
				EVENTOUT Default DD45		
PB15	76	1/0	E\/T	Default: PB15		
PBIS	76	I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON,		
				SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT		
PD8	77	I/O	5VT	Default: PD8		
				Alternate: USART2_TX, EXMC_D13, EVENTOUT		
PD9	78	I/O	5VT	Default: PD9		
				Alternate: USART2_RX, EXMC_D14, EVENTOUT		
PD10	79	I/O	5VT	Default: PD10		
				Alternate: USART2_CK, EXMC_D15, EVENTOUT		
PD11	80	I/O	5VT	Default: PD11		
				Alternate: USART2_CTS, EXMC_A16, EVENTOUT		
				Default: PD12		
PD12	81	I/O	5VT	Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17,		
				EVENTOUT		
PD13	82	I/O	5VT	Default: PD13		
				Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT		
Vss	83	Р	-	Default: Vss		
V _{DD}	84	Р	-	Default: V _{DD}		
PD14	85	I/O	5VT	Default: PD14		
				Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT		
PD15	86	I/O	5VT	Default: PD15		
				Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT, CTC_SYNC		
PG2	87	I/O	5VT	Default: PG2		
1 02		., 0	0 0 1	Alternate: EXMC_A12, EVENTOUT		
PG3	88	I/O	5VT	Default: PG3		
1 00	00	1/0	371	Alternate: EXMC_A13, EVENTOUT		
PG4	89	89 I/O	5VT	Default: PG4		
1 04	03		371	Alternate: EXMC_A14, EVENTOUT		
PG5	PG5 90	I/O	5\/T	Default: PG5		
1 65	PG5 90		5VT	Alternate: EXMC_A15, EVENTOUT		
PG6 91	Ω1	I/O	5VT	Default: PG6		
	<u> </u>	1/0	3 / 1	Alternate: EXMC_INT1, DCI_D12, EVENTOUT		
DC7	02	1/0	5VT	Default: PG7		
PG7	92	I/O	1 100	Alternate: USART5_CK, EXMC_INT2, DCI_D13, EVENTOUT		



		Di-	1/0	ODSZI 407 XX Datasneet		
Pin Name	Pins	Pin	1/0	Functions description		
		Type ⁽¹⁾	Level ⁽²⁾			
DC0	00	1/0	C) /T	Default: PG8		
PG8	93	93 I/O	5VT	Alternate: USART5_RTS, ENET_PPS_OUT, EXMC_SDCLK,		
	0.4			EVENTOUT		
Vss	94	P	-	Default: Vss		
V _{DD}	95	Р	-	Default: V _{DD}		
				Default: PC6		
PC6	96	I/O	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,		
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT		
				Default: PC7		
PC7	97	I/O	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK,		
				I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT		
				Default: PC8		
PC8	98	I/O	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,		
				USART5_CK, SDIO_D0, DCI_D2, EVENTOUT		
				Default: PC9		
PC9	99	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA,		
				I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT		
				Default: PA8		
PA8	100	I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK,		
				USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC		
				Default: PA9		
DAG	404	1/0	5\ /T	Alternate:TIMER0_CH1,I2C2_SMBA,SPI1_SCK, I2S1_CK,		
PA9	101	I/O	5VT	USART0_TX, SDIO_D2, DCI_D0, EVENTOUT		
				Additional: USBFS_VBUS		
				Default: PA10		
PA10	102	I/O	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1,		
				EVENTOUT, I2C2_TXFRAME		
				Default: PA11		
PA11	103	I/O	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,		
				CANO_RX, USBFS_DM, EVENTOUT		
				Default: PA12		
PA12	104	I/O	5VT	Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,		
				CANO_TX, USBFS_DP, EVENTOUT		
				Default: JTMS, SWDIO, PA13		
PA13	105	I/O	5VT	Alternate: EVENTOUT		
NC	106	-	-	-		
Vss	107	Р	-	Default: Vss		
V _{DD}	108	P	-	Default: V _{DD}		
				Default: JTCK, SWCLK, PA14		
PA14	109	I/O	5VT	Alternate: EVENTOUT		
PA15	110	I/O	5VT	Default: JTDI, PA15		
. ,		,,,	501			



		Pin	1/0	UDSZI 407 XX Datasileet		
Pin Name	Pins	Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
		туре	Level	Alternate:TIMER1_CH0,TIMER1_ETI,SPI0_NSS, SPI2_NSS,		
				I2S2_WS, USARTO_TX, EVENTOUT		
				Default: PC10		
PC10	111	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,		
1010	111	1/0	3 7 1	SDIO_D2, DCI_D8, EVENTOUT		
				Default: PC11		
PC11	112	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,		
1011	112	1/0	0 0 1	UART3_RX, SDIO_D3, DCI_D4, EVENTOUT		
				Default: PC12		
PC12	113	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,		
. 0.2		.,, 0		UART4_TX, SDIO_CK, DCI_D9, EVENTOUT		
				Default: PD0		
PD0	114	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2,		
				EVENTOUT		
				Default: PD1		
PD1	115	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,		
				EVENTOUT		
				Default: PD2		
PD2	116	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,		
				EVENTOUT		
				Default: PD3		
PD3	117	I/O	5VT	Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS,		
				EXMC_CLK, DCI_D5, EVENTOUT		
PD4	118	I/O	5VT	Default: PD4		
1 04	110	1/0	3 7 1	Alternate: USART1_RTS, EXMC_NOE, EVENTOUT		
PD5	119	I/O	5VT	Default: PD5		
1 00	110	1/0	371	Alternate: USART1_TX, EXMC_NWE, EVENTOUT		
Vss	120	Р	-	Default: Vss		
V_{DD}	121	Р	-	Default: V _{DD}		
				Default: PD6		
PD6	122	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX, EXMC_NWAIT,		
				DCI_D10, EVENTOUT		
				Default: PD7		
PD7	123	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,		
				EVENTOUT		
5 .0.5			_,_	Default: PG9		
PG9	124	I/O	5VT	Alternate: USART5_RX, EXMC_NE1, EXMC_NCE2,		
				DCI_VSYNC, EVENTOUT		
PG10	125	I/O	5VT	Default: PG10		
B041	400		E. (=	Alternate: EXMC_NCE3_0, EXMC_NE2, DCI_D2, EVENTOUT		
PG11	126	I/O	5VT	Default: PG11		



		Di-	1/0	GD32F407XX Datastiee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
		туре	Leven-/	Alternate: ENET_MII_TX_EN, ENET_RMII_TX_EN,
				EXMC_NCE3_1, DCI_D3, EVENTOUT
				Default: PG12
PG12	127	I/O	5VT	Alternate: USART5_RTS, EXMC_NE3, EVENTOUT
				Default: PG13
PG13	128	I/O	5VT	Alternate: TRACED2, USART5_CTS, ENET_MII_TXD0,
FGIS	120	1/0	301	ENET_RMII_TXD0, EXMC_A24, EVENTOUT
				Default: PG14
PG14	129	I/O	5VT	Alternate: TRACED3, USART5_TX, ENET_MII_TXD1,
FG14	129	1/0	371	ENET_RMII_TXD1, EXMC_A25, EVENTOUT
V _{SS}	130	P	_	Default: Vss
V _{SS}	131	P	-	Default: Von
V DD	131	Г	-	Default: PG15
DC15	122	1/0	EV/T	
PG15	132	I/O	5VT	Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13,
				EVENTOUT
DDO	400	1/0	C) /T	Default: JTDO, PB3
PB3	133	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,SPI2_SCK,
				I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT
		34 I/O	5VT	Default: NJTRST, PB4
PB4	134			Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
				I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,
				I2CO_TXFRAME
				Default: PB5
PB5	135	I/O	5VT	Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI,
				I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ENET_PPS_OUT,
				EXMC_SDCKE1, DCI_D10, EVENTOUT
DDC	400	1/0	C) /T	Default: PB6
PB6	136	I/O	5VT	Alternate:TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX,
				EXMC_SDNE1, DCI_D5, EVENTOUT
DDZ	127	1/0	5VT	Default: PB7
PB7	137	I/O	501	Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL,
DOOTO	400	1/0	C)/T	DCI_VSYNC, EVENTOUT
воото	138	I/O	5VT	Default: BOOT0
				Default: PB8
PB8	139	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,
				TIMER9_CH0, I2C0_SCL, CAN0_RX, ENET_MII_TXD3,
				SDIO_D4, DCI_D6, EVENTOUT
				Default: PB9
PB9	140	I/O	5VT	Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
				I2CO_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, EVENTOUT



Pin Name	Dine	Pin	I/O	Functions description
riii Naiile	riii3	Type ⁽¹⁾ Level ⁽²⁾		Functions description
PE0	141	1/0	5VT	Default: PE0
PEU	141	1/0	301	Alternate: TIMER3_ETI, EXMC_NBL0, DCI_D2, EVENTOUT
				Default: PE1
PE1	142	I/O	5VT	Alternate: TIMER0_CH1_ON, EXMC_NBL1, DCI_D3,
				EVENTOUT
PDR_ON	143	Р	-	Default: PDR_ON
V _{DD}	144	Р	-	Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.3. GD32F407Vx LQFP100 pin definitions

Table 2-6. GD32F407Vx LQFP100 pin definitions

D: 1:	D.	Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Default: PE2
PE2	1	I/O	5VT	Alternate: TRACECK, ENET_MII_TXD3, EXMC_A23,
				EVENTOUT
DE2	2	I/O	5VT	Default: PE3
PE3	2	1/0	501	Alternate: TRACED0, EXMC_A19, EVENTOUT
PE4	3	I/O	5VT	Default: PE4
FE4	?	1/0	371	Alternate: TRACED1, EXMC_A20, DCI_D4, EVENTOUT
				Default: PE5
PE5	4	I/O	5VT	Alternate: TRACED2, TIMER8_CH0, EXMC_A21, DCI_D6,
				EVENTOUT
				Default: PE6
PE6	5	I/O	5VT	Alternate: TRACED3, TIMER8_CH1, EXMC_A22, DCI_D7,
				EVENTOUT
V _{BAT}	6	Р	-	Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	7	I/O	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14-				Default: PC14
OSC32IN	8	I/O	5VT	Alternate: EVENTOUT
00002111				Additional: OSC32IN
PC15-				Default: PC15
OSC32OU	9	I/O	5VT	Alternate: EVENTOUT
Т				Additional: OSC32OUT
Vss	10	Р	-	Default: V _{SS}
V_{DD}	11	Р	-	Default: V _{DD}



		Pin	I/O	ODSZI 407 XX Datasileet
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Default: PH0, OSCIN
PH0	12	I/O	5VT	Alternate: EVENTOUT
				Additional: OSCIN
				Default: PH1, OSCOUT
PH1	13	I/O	5VT	Alternate: EVENTOUT
				Additional: OSCOUT
NRST	14	ı	-	Default: NRST
				Default: PC0
PC0	15	I/O	5VT	Alternate: USBHS_ULPI_STP, EXMC_SDNWE,
PCU	15	1/0	371	EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
PC1	16	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,
PC1	16	1/0	501	ENET_MDC, EVENTOUT
				Additional: ADC012_IN11
				Default: PC2
PC2	17	1/0	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,
PG2	17	I/O		ENET_MII_TXD2, EVENTOUT
				Additional: ADC012_IN12
				Default: PC3
DCO	40	3 I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,
PC3	18			ENET_MII_TX_CLK, EVENTOUT
				Additional: ADC012_IN13
V _{DD}	19	Р	-	Default: V _{DD}
V _{SSA}	20	Р	-	Default: V _{SSA}
V _{REFP}	21	Р	-	Default: V _{REF+}
V_{DDA}	22	Р	-	Default: V _{DDA}
				Default: PA0
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
PA0-WKUP	23	I/O	5VT	TIMER7_ETI, USART1_CTS, UART3_TX,
				ENET_MII_CRS, EVENTOUT
				Additional: ADC012_IN0, WKUP
				Default: PA1
				Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,
PA1	24	I/O	5VT	UART3_RX, ENET_MII_RX_CLK, ENET_RMII_REF_CLK,
				EVENTOUT
				Additional: ADC012_IN1
				Default: PA2
DA O	05	1/0	5) (T	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,
PA2	25	I/O	5VT	I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT
				Additional: ADC012_IN2



		Pin	I/O	GB321 407 XX Batasineet
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
		Турс	LCVCI	Default: PA3
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,
PA3	26	26 I/O	5VT	I2S1_MCK, USART1_RX, USBHS_ULPI_D0,
1710		., 0	0 1	ENET_MII_COL, EVENTOUT
				Additional: ADC012_IN3
Vss	27	P	_	Default: Vss
V _{DD}	28	Р	_	Default: V _{DD}
***************************************		•		Default: PA4
				Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
PA4	29	I/O		USBHS_SOF, DCI_HSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
				Default: PA5
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,
PA5	30	I/O		SPIO_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01_IN5, DAC_OUT1
				Default: PA6
				Alternate: TIMER0_BRKIN, TIMER2_CH0,
PA6	31	31 I/O	5VT	TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0,
1710	0.			SDIO_CMD, DCI_PIXCLK, EVENTOUT
				Additional: ADC01_IN6
				Default: PA7
				Alternate: TIMER0_CH0_ON, TIMER2_CH1,
				TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,
PA7	32	I/O	5VT	ENET_MII_RX_DV, ENET_RMII_CRS_DV,
				EXMC_SDNWE, EVENTOUT
				Additional: ADC01_IN7
				Default: PC4
			5VT	Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,
PC4	33	I/O		EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
				Alternate: USART2_RX, ENET_MII_RXD1,
PC5	34	I/O	5VT	ENET_RMII_RXD1, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
				Alternate: TIMER0_CH1_ON, TIMER2_CH2,
55.			<u></u>	TIMER7_CH1_ON, SPI2_MOSI, I2S2_SD,
PB0	35	I/O	5VT	USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF
PB1	36	I/O	5VT	Default: PB1



			1/2	ODSZI 407 XX Datasitee
Pin Name	Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	
				Alternate: TIMER0_CH2_ON, TIMER2_CH3,
				TIMER7_CH2_ON, USBHS_ULPI_D2, ENET_MII_RXD3,
				SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	37	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT
PE7	38	I/O	5VT	Default: PE7
	30	1/0	371	Alternate: TIMER0_ETI, EXMC_D4, EVENTOUT
DEO	00	1/0	<i>5</i> \/T	Default: PE8
PE8	39	I/O	5VT	Alternate: TIMER0_CH0_ON, EXMC_D5, EVENTOUT
				Default: PE9
PE9	40	I/O	5VT	Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT
				Default: PE10
PE10	41	I/O	5VT	Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT
				Default: PE11
PE11	42	I/O	5VT	Alternate: TIMER0_CH1, EXMC_D8, EVENTOUT
				Default: PE12
PE12	43	I/O	5VT	Alternate: TIMER0_CH2_ON, EXMC_D9, EVENTOUT
				Default: PE13
PE13	44	I/O	5VT	Alternate: TIMER0_CH2, EXMC_D10, EVENTOUT
				Default: PE14
PE14	45	I/O	5VT	Alternate: TIMER0_CH3, EXMC_D11, EVENTOUT
			_,	Default: PE15
PE15	46	I/O	5VT	Alternate: TIMER0_BRKIN, EXMC_D12, EVENTOUT
				Default: PB10
DD40	47	1/0	5) (T	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
PB10	47	I/O	5VT	I2S2_MCK, USART2_TX, USBHS_ULPI_D3,
				ENET_MII_RX_ER, SDIO_D7, EVENTOUT
				Default: PB11
55			_,	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN,
PB11	48	I/O	5VT	USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN,
				ENET_RMII_TX_EN, EVENTOUT
NC	49	Р	-	Default: Vcore
V _{DD}	50	Р	-	Default: V _{DD}
				Default: PB12
				Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS,
PB12	51	I/O	5VT	I2S1_WS, USART2_CK, CAN1_RX, USBHS_ULPI_D5,
		,,,	011	ENET_MII_TXD0, ENET_RMII_TXD0, USBHS_ID,
				EVENTOUT
PB13	52	I/O	5VT	Default: PB13
	·		·	1



				ODSZI 407 XX Datasricci
Pin Nam	e Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	·
				Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
				USART2_CTS, CAN1_TX, USBHS_ULPI_D6,
				ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT,
				I2C1_TXFRAME
				Additional: USBHS_VBUS
				Default: PB14
PB14	53	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON,
				SPI1_MISO, I2S1_ADD_SD, USART2_RTS,
				TIMER11_CH0, USBHS_DM, EVENTOUT
				Default: PB15
PB15	54	I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON,
1 1 10 10	54	1/0	0 0 1	TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,
				USBHS_DP, EVENTOUT
PD8	55	I/O	5VT	Default: PD8
FD0	55	1/0	371	Alternate: USART2_TX, EXMC_D13, EVENTOUT
DDO	F.6	I/O	5VT	Default: PD9
PD9	56	1/0	501	Alternate: USART2_RX, EXMC_D14, EVENTOUT
DD 40		1/0	5) (T	Default: PD10
PD10	57	I/O	5VT	Alternate: USART2_CK, EXMC_D15, EVENTOUT
DD44	50	1/0	C) /T	Default: PD11
PD11	58	I/O	5VT	Alternate: USART2_CTS, EXMC_A16, EVENTOUT
				Default: PD12
PD12	59	I/O	5VT	Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17,
				EVENTOUT
DD40	00	1/0	E) /T	Default: PD13
PD13	60	I/O	5VT	Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT
DD44	0.4	1/0	5) (T	Default: PD14
PD14	61	I/O	5VT	Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT
				Default: PD15
PD15	62	I/O	5VT	Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,
				CTC_SYNC
				Default: PC6
PC6	63	I/O	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
				Default: PC7
	PC7 64	64 I/O		Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,
PC7			5VT	I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,
				EVENTOUT
				Default: PC8
PC8	65	I/O	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
				USART5_CK, SDIO_D0, DCI_D2, EVENTOUT



		Di-	1/0	ODSZI 407 XX Datasileet
Pin Nam	e Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	Default DC0
DCO	66	1/0	5VT	Default: PC9
PC9	C9 66	i I/O		Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
				I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
				Default: PA8
PA8	67	I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,
				USART0_CK, USBFS_SOF, SDIO_D1, EVENTOUT,
				CTC_SYNC
				Default: PA9
PA9	68	I/O	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK,
				I2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS
				Default: PA10
PA10	69	I/O	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID,
				DCI_D1, EVENTOUT, I2C2_TXFRAME
				Default: PA11
PA11	70	I/O	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,
				CANO_RX, USBFS_DM, EVENTOUT
				Default: PA12
PA12	71	I/O	5VT	Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,
				CANO_TX, USBFS_DP, EVENTOUT
PA13	72	1/0	5VT	Default: JTMS, SWDIO, PA13
				Alternate: EVENTOUT
NC	73	-	-	-
Vss	74	Р	-	Default: Vss
V_{DD}	75	Р	-	Default: V _{DD}
PA14	76	I/O	5VT	Default: JTCK, SWCLK, PA14
17(14	,,,	1/0	371	Alternate: EVENTOUT
				Default: JTDI, PA15
PA15	77	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT
				Default: PC10
PC10	78	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
				SDIO_D2, DCI_D8, EVENTOUT
	PC11 79			Default: PC11
PC11		I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
				Default: PC12
PC12	80	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
55.0	<u> </u>		E) /=	Default: PD0
PD0	81	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2,



		Di-	1/0	ODSZI 407 AX Datasricet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				EVENTOUT
				Default: PD1
PD1	82	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,
				EVENTOUT
				Default: PD2
PD2	83	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD,
				DCI_D11, EVENTOUT
				Default: PD3
PD3	84	I/O	5VT	Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS,
				EXMC_CLK, DCI_D5, EVENTOUT
			_,	Default: PD4
PD4	85	I/O	5VT	Alternate: USART1_RTS, EXMC_NOE, EVENTOUT
205			-> <i>(</i>	Default: PD5
PD5	86	I/O	5VT	Alternate: USART1_TX, EXMC_NWE, EVENTOUT
				Default: PD6
PD6	87	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX,
				EXMC_NWAIT, DCI_D10, EVENTOUT
				Default: PD7
PD7	88	I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,
				EVENTOUT
				Default: JTDO, PB3
PB3	89		-> <i>(</i>	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,
PB3	69	I/O	5VT	SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA,
				EVENTOUT
				Default: NJTRST, PB4
PB4	90	1/0	5VT	Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
1 54	30	I/O		I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,
				I2C0_TXFRAME
				Default: PB5
PB5	91	I/O	5VT	Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,
1 50	0.	.,, C	371	SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,
				ENET_PPS_OUT, DCI_D10, EVENTOUT
				Default: PB6
PB6	92	I/O	5VT	Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX,
				CAN1_TX, DCI_D5, EVENTOUT
				Default: PB7
PB7	93	I/O	5VT	Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX,
				EXMC_NL, DCI_VSYNC, EVENTOUT
воото	94	I/O	5VT	Default: BOOT0
PB8	95	I/O	5VT	Default: PB8
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER9_CH0, I2C0_SCL, CAN0_RX, ENET_MII_TXD3,
				SDIO_D4, DCI_D6, EVENTOUT
				Default: PB9
PB9	96	I/O	5VT	Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
FD9	90	1/0	371	I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, EVENTOUT
				Default: PE0
PE0	97	I/O	5VT	Alternate: TIMER3_ETI, EXMC_NBL0 ,DCI_D2,
				EVENTOUT
				Default: PE1
PE1	98	I/O	5VT	Alternate: TIMER0_CH1_ON, EXMC_NBL1, DCI_D3,
				EVENTOUT
Vss	99	Р	-	Default: Vss
V _{DD}	100	Р	-	Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.4. GD32F407Vx BGA100 pin definitions

Table 2-7. GD32F407Zx BGA100 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PE2
PE2	B2	I/O	5VT	Alternate: TRACECK, ENET_MII_TXD3, EXMC_A23,
				EVENTOUT
PE3	A1	I/O	5VT	Default: PE3
FES	Αī	Ŋ	571	Alternate: TRACED0, EXMC_A19, EVENTOUT
PE4	B1	I/O	5VT	Default: PE4
FE4	ום	٥	5 1	Alternate: TRACED1, EXMC_A20, DCI_D4, EVENTOUT
				Default: PE5
PE5	C2	I/O	5VT	Alternate:TRACED2,TIMER8_CH0, EXMC_A21, DCI_D6,
				EVENTOUT
				Default: PE6
PE6	D2	I/O	5VT	Alternate: TRACED3, TIMER8_CH1, EXMC_A22, DCI_D7,
				EVENTOUT
V_{BAT}	E2	Р	-	Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	C1	I/O	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14-	D1	I/O	5VT	Default: PC14



		Pin	I/O	OD321 401 XX Datastiee
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
OSC32IN				Alternate: EVENTOUT
				Additional: OSC32IN
PC15-				Default: PC15
OSC32O	E1	I/O	5VT	Alternate: EVENTOUT
UT				Additional: OSC32OUT
V _{SS}	F2	Р	1	Default: V _{SS}
V_{DD}	G2	Р	-	Default: V _{DD}
				Default: PH0, OSCIN
PH0	F1	I/O	5VT	Alternate: EVENTOUT
				Additional: OSCIN
				Default: PH1, OSCOUT
PH1	G1	I/O	5VT	Alternate: EVENTOUT
				Additional: OSCOUT
NRST	H2	-	-	Default: NRST
				Default: PC0
PC0	H1	I/O	5VT	Alternate: USBHS_ULPI_STP, EXMC_SDNWE, EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
504	10	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,
PC1	J2			ENET_MDC, EVENTOUT
				Additional: ADC012_IN11
				Default: PC2
			I/O 5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,
PC2	J3	I/O		ENET_MII_TXD2, EVENTOUT
				Additional: ADC012_IN12
				Default: PC3
			_,	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,
PC3	K2	I/O	5VT	ENET_MII_TX_CLK, EVENTOUT
				Additional: ADC012_IN13
Vssa	J1	Р	-	Default: V _{SSA}
V _{REFN}	K1	Р	-	Default: V _{REF} -
V _{REFP}	L1	Р	-	Default: V _{REF+}
V _{DDA}	M1	P	-	Default: V _{DDA}
				Default: PA0
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
PA0-	L2	I/O	5VT	TIMER7_ETI, USART1_CTS, UART3_TX, ENET_MII_CRS,
WKUP				EVENTOUT
l				Additional: ADC012_IN0, WKUP
				Default: PA1
PA1	M2	I/O	5VT	Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,
				UART3_RX, ENET_MII_RX_CLK, ENET_RMII_REF_CLK,



				GD32F407 XX DataSilee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
		туре	Level	EVENTOUT
				Additional: ADC012_IN1
				Default: PA2
PA2	K3	I/O	5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT
				Additional: ADC012_IN2
				Default: PA3
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,
PA3	L3	I/O	5VT	I2S1_MCK, USART1_RX, USBHS_ULPI_D0,
FAS	LS	1/0	371	ENET_MII_COL, EVENTOUT
				Additional: ADC012_IN3
NC	E3			Additional. ADC012_INS
INC	ES	-	-	Default: PA4
PA4	М3	I/O		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
				USBHS_SOF, DCI_HSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
		(4 I/O		Default: PA5
PA5	K4			Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,
				SPI0_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01_IN5, DAC_OUT1 Default: PA6
			O 5VT	Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,
PA6	L4	I/O		SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDI0_CMD,
FAU	L4	1/0		DCI_PIXCLK, EVENTOUT
				Additional: ADC01_IN6
				Default: PA7
				Alternate: TIMER0_CH0_ON, TIMER2_CH1,
				TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,
PA7	M4	I/O	5VT	ENET_MII_RX_DV, ENET_RMII_CRS_DV, EXMC_SDNWE,
				EVENTOUT
				Additional: ADC01_IN7
				Default: PC4
				Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,
PC4	K5	I/O	5VT	EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
				Alternate: USART2_RX, ENET_MII_RXD1,
PC5	L5	I/O	5VT	ENET_RMII_RXD1, EVENTOUT
1 00				Additional: ADC01_IN15
				Default: PB0
PB0	M5	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER2_CH2,
]		l	



				ODSZI 407 XX Datasiiee
Pin Name	Pins	Pin	I/O	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	·
				TIMER7_CH1_ON, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1, EVENTOUT
				Additional: ADC01_IN8, IREF
				Default: PB1
				Alternate: TIMER0_CH2_ON, TIMER2_CH3,
PB1	M6	I/O	5VT	TIMER7_CH2_ON, USBHS_ULPI_D2, ENET_MII_RXD3,
				SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	L6	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT
555		- 10		Default: PE7
PE7	M7	I/O	5VT	Alternate: TIMER0_ETI, EXMC_D4, EVENTOUT
	_			Default: PE8
PE8	L7	I/O	5VT	Alternate: TIMER0_CH0_ON, EXMC_D5, EVENTOUT
				Default: PE9
PE9	M8	I/O	5VT	Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT
				Default: PE10
PE10	L8	I/O	5VT	Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT
				Default: PE11
PE11	M9	I/O	5VT	Alternate:TIMER0_CH1, EXMC_D8, EVENTOUT
				Default: PE12
PE12	L9	I/O	5VT	Alternate: TIMER0_CH2_ON, EXMC_D9, EVENTOUT
				Default: PE13
PE13	M10	I/O	5VT	Alternate: TIMER0_CH2, EXMC_D10, EVENTOUT
				Default: PE14
PE14	M11	I/O	5VT	Alternate: TIMER0_CH3, EXMC_D11, EVENTOUT
		=		Default: PE15
PE15	M12	I/O	5VT	Alternate: TIMER0_BRKIN, EXMC_D12, EVENTOUT
				Default: PB10
				Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
PB10	L10	I/O	5VT	I2S2_MCK, USART2_TX, USBHS_ULPI_D3,
				ENET_MII_RX_ER, SDIO_D7, EVENTOUT
				Default: PB11
				Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN,
PB11	K9	I/O	5VT	USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN,
				ENET_RMII_TX_EN, EVENTOUT
NC	L11	Р	-	Default: V _{CORE}
Vss	F12	Р	-	Default: V _{SS}
V_{DD}	G12	Р	-	Default: V _{DD}
PB12	L12	I/O	5VT	Default: PB12
	ı			<u> </u>



-					ODSZI 407 XX Datasricci
	Pin Name	Pins	Pin	1/0	Functions description
			Type ⁽¹⁾	Level ⁽²⁾	ALL A TIMEDO DELLA ISOLO DADA ODLA NOO
					Alternate: TIMERO_BRKIN, I2C1_SMBA, SPI1_NSS,
					I2S1_WS, USART2_CK, CAN1_RX, USBHS_ULPI_D5,
					ENET_MII_TXD0, ENET_RMII_TXD0, USBHS_ID,
-					EVENTOUT
					Default: PB13
					Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
	PB13	K12	I/O	5VT	USART2_CTS, CAN1_TX, USBHS_ULPI_D6,
					ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT,
					I2C1_TXFRAME
-					Additional: USBHS_VBUS
					Default: PB14
	PB14	K11	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON,
					SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0,
L					USBHS_DM, EVENTOUT
					Default: PB15
	PB15	K10	I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON,
				371	TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,
-					USBHS_DP, EVENTOUT
	PD9	K8	I/O	5VT	Default: PD9
ļ	. 20	. 10	.,, 0		Alternate: USART2_RX, EXMC_D14, EVENTOUT
	PD10	J12	I/O	5VT	Default: PD10
	. 2.0	0.2	., 0		Alternate: USART2_CK, EXMC_D15, EVENTOUT
	PD11	J11	I/O	5VT	Default: PD11
		• • • • • • • • • • • • • • • • • • • •	., 0		Alternate: USART2_CTS, EXMC_A16, EVENTOUT
					Default: PD12
	PD12	J10	I/O	5VT	Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17,
					EVENTOUT
	PD13	H12	I/O	5VT	Default: PD13
	1 013	1112	٥	3 7 1	Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT
	PD14	H11	I/O	5VT	Default: PD14
	FD14	1111	٥	5 1	Alternate: TIMER3_CH2, EXMC_D0, EVENTOUT
					Default: PD15
	PD15	H10	I/O	5VT	Alternate: TIMER3_CH3, EXMC_D1, EVENTOUT,
					CTC_SYNC
-					Default: PC6
	PC6	PC6 E12 I/O	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,	
					USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
Ī					Default: PC7
	DO7	F44		F.\ / 	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,
	PC7	E11	E11 I/O	5VT	I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,
					EVENTOUT



		D :	1/0	UD321 407 AX Datastice
Pin Name	Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	D (11 DO)
DC0	E40	1/0	EV/T	Default: PC8
PC8	E10	I/O	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
				USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
			_,	Default: PC9
PC9	D12	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
				I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
				Default: PA8
PA8	D11	I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,
				USARTO_CK, USBFS_SOF, SDIO_D1, EVENTOUT,
				CTC_SYNC
				Default: PA9
PA9	D10	I/O	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,
				USART0_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS
				Default: PA10
PA10	C12	I/O	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1,
				EVENTOUT, I2C2_TXFRAME
				Default: PA11
PA11	B12	2 I/O	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,
				CANO_RX, USBFS_DM, EVENTOUT
			5VT	Default: PA12
PA12	A12	I/O		Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,
				CANO_TX, USBFS_DP, EVENTOUT
PA13	A11	I/O	5VT	Default: JTMS, SWDIO, PA13
17110	,,,,,	.,, 0	011	Alternate: EVENTOUT
NC	C11	-	-	-
Vss	F11	Р	-	Default: Vss
V_{DD}	G11	Р	-	Default: V _{DD}
PA14	A10	I/O	5VT	Default: JTCK, SWCLK, PA14
PA14	AIU	1/0	371	Alternate: EVENTOUT
				Default: JTDI, PA15
PA15	A9	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT
				Default: PC10
PC10	B11	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
				SDIO_D2, DCI_D8, EVENTOUT
				Default: PC11
PC11	C10	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
DC40	D40	1/0	E\/T	Default: PC12
PC12	B10	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,



		Pin	I/O	ODSZI 407 XX Datasilee
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
		.,,,,		UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
				Default: PD0
PD0	C9	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2,
		., 0		EVENTOUT
				Default: PD1
PD1	B9	I/O	5VT	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3,
		., C		EVENTOUT
				Default: PD2
PD2	C8	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,
1 52	00	1, 0	011	EVENTOUT
				Default: PD3
PD3	B8	I/O	5VT	Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS,
1 20	20	1, 0	011	EXMC_CLK, DCI_D5, EVENTOUT
				Default: PD4
PD4	B7	I/O	5VT	Alternate: USART1_RTS, EXMC_NOE, EVENTOUT
				Default: PD5
PD5	A6	I/O	5VT	Alternate: USART1_TX, EXMC_NWE, EVENTOUT
				Default: PD6
PD6	В6	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX,
1 50	50	1/0	JVI	EXMC_NWAIT, DCI_D10, EVENTOUT
				Default: PD7
PD7	A5	A5 I/O	5VT	Alternate: USART1_CK, EXMC_NE0, EXMC_NCE1,
''	710	1,0		EVENTOUT
				Default: JTDO, PB3
PB3	A8	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,
. 50	, 10	., 0		SPI2_SCK, I2S2_CK, USARTO_RX, I2C1_SDA, EVENTOUT
				Default: NJTRST, PB4
				Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
PB4	A7	I/O	5VT	I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,
				I2C0 TXFRAME
				Default: PB5
				Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,
PB5	C5	I/O	5VT	SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,
				ENET_PPS_OUT, DCI_D10, EVENTOUT
				Default: PB6
PB6	B5	I/O	5VT	Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX,
	טט	.,0		CAN1_TX, DCI_D5, EVENTOUT
				Default: PB7
PB7	B4	I/O	5VT	Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX,
		, .,	J.,	EXMC_NL, DCI_VSYNC, EVENTOUT
воото	A4	I/O	5VT	Default: BOOT0
				<u> </u>



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PB8
PB8	А3	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,
PDO	AS	1/0	501	TIMER9_CH0, I2C0_SCL, CAN0_RX, ENET_MII_TXD3,
				SDIO_D4, DCI_D6, EVENTOUT
				Default: PB9
PB9	В3	I/O	5VT	Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
FD9	ь	1/0	371	I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, EVENTOUT
PE0	C3	I/O	5VT	Default: PE0
I LO	03	٥	371	Alternate: TIMER3_ETI, EXMC_NBL0, DCI_D2, EVENTOUT
				Default: PE1
PE1	A2	I/O	5VT	Alternate: TIMER0_CH1_ON, EXMC_NBL1, DCI_D3,
				EVENTOUT
Vss	D3	Р	-	Default: V _{SS}
PDR_ON	НЗ	Р	-	Default: PDR_ON
V_{DD}	C4	Р	-	Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.5. GD32F407Rx LQFP64 pin definitions

Table 2-8. GD32F407Rx LQFP64 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{BAT}	1	Р	-	Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	2	I/O	5VT	Alternate: EVENTOUT
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS
PC14-				Default: PC14
OSC32IN	3	I/O	5VT	Alternate: EVENTOUT
USUSZIN				Additional: OSC32IN
PC15-				Default: PC15
OSC32O	4	I/O	5VT	Alternate: EVENTOUT
UT				Additional: OSC32OUT
				Default: PH0, OSCIN
PH0	5	I/O	5VT	Alternate: EVENTOUT
				Additional: OSCIN
PH1	6	I/O	5VT	Default: PH1, OSCOUT



			1/2	ODSZI 407 AX Datasiice
Pin Name	Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	
				Alternate: EVENTOUT
				Additional: OSCOUT
NRST	7	-	-	Default: NRST
				Default: PC0
PC0	8	I/O	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
PC1	9	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,
				ENET_MDC, EVENTOUT
				Additional: ADC012_IN11
				Default: PC2
PC2	10	I/O	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,
1 02	10	., 0	0 1	ENET_MII_TXD2, EVENTOUT
				Additional: ADC012_IN12
				Default: PC3
PC3	11	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,
F 63	''	1/0	371	ENET_MII_TX_CLK, EVENTOUT
				Additional: ADC012_IN13
Vssa	12	Р	-	Default: VssA
V _{DDA}	13	Р	-	Default: V _{DDA}
				Default: PA0
D4.0				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
PA0-	14	I/O	5VT	TIMER7_ETI, USART1_CTS, UART3_TX, ENET_MII_CRS,
WKUP				EVENTOUT
				Additional: ADC012_IN0, WKUP
				Default: PA1
				Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,
PA1	15	I/O	5VT	UART3_RX, ENET_MII_RX_CLK, ENET_RMII_REF_CLK,
				EVENTOUT
				Additional: ADC012_IN1
				Default: PA2
				Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,
PA2	16	I/O	5VT	I2S_CKIN, USART1_TX, ENET_MDIO, EVENTOUT
				Additional: ADC012_IN2
				Default: PA3
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,
PA3	17	I/O	5VT	I2S1_MCK, USART1_RX, USBHS_ULPI_D0,
				ENET_MII_COL, EVENTOUT
				Additional: ADC012_IN3
Vss	18	Р	_	Default: Vss
V _{DD}	19	P	_	Default: V _{DD}
- 55	•			




				GD32F407XX DataSilee
Pin Name	Pins	Pin	I/O	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	- another according
				Default: PA4
PA4	20	I/O		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
1 //-		1/0		USBHS_SOF, DCI_HSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
				Default: PA5
PA5	21	I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,
PAS	21	1/0		SPI0_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01_IN5, DAC_OUT1
				Default: PA6
				Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,
PA6	22	I/O	5VT	SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,
				DCI_PIXCLK, EVENTOUT
				Additional: ADC01_IN6
				Default: PA7
				Alternate: TIMER0_CH0_ON, TIMER2_CH1,
PA7	23	I/O	5VT	TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,
				ENET_MII_RX_DV, ENET_RMII_CRS_DV, EVENTOUT
				Additional: ADC01_IN7
			5VT	Default: PC4
				Alternate: ENET_MII_RXD0, ENET_RMII_RXD0,
PC4	24	I/O		EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
				Alternate: USART2_RX, ENET_MII_RXD1,
PC5	25	I/O	5VT	ENET_RMII_RXD1, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
				Alternate: TIMER0_CH1_ON, TIMER2_CH2,
				TIMER7_CH1_ON, SPI2_MOSI, I2S2_SD,
PB0	26	I/O	5VT	USBHS_ULPI_D1, ENET_MII_RXD2, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF
				Default: PB1
				Alternate: TIMER0_CH2_ON, TIMER2_CH3,
PB1	27	I/O	5VT	TIMER7_CH2_ON, USBHS_ULPI_D2, ENET_MII_RXD3,
		_		SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
				Default: PB2, BOOT1
PB2	28	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT
PB10	29	I/O	5VT	Default: PB10
				<u> </u>



				ODOZI +01 XX Datasiice
Pin Name	Pins	Pin	I/O	Functions description
i iii itailic	1 1113	Type ⁽¹⁾	Level ⁽²⁾	i unonono description
				Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
				I2S2_MCK, USART2_TX,USBHS_ULPI_D3,
				ENET_MII_RX_ER, SDIO_D7, EVENTOUT
				Default: PB11
PB11	20	I/O	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN,
PDII	30	1/0	571	USART2_RX, USBHS_ULPI_D4, ENET_MII_TX_EN,
				ENET_RMII_TX_EN, EVENTOUT
NC	31	Р	-	Default: Vcore
V _{DD}	32	Р	-	Default: V _{DD}
				Default: PB12
				Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS,
PB12	33	I/O	5VT	I2S1_WS, USART2_CK, CAN1_RX, USBHS_ULPI_D5,
				ENET_MII_TXD0, ENET_RMII_TXD0, USBHS_ID,
				EVENTOUT
				Default: PB13
				Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,
				USART2_CTS, CAN1_TX, USBHS_ULPI_D6,
PB13	34	I/O	5VT	ENET_MII_TXD1, ENET_RMII_TXD1, EVENTOUT,
				I2C1_TXFRAME
				Additional: USBHS_VBUS
				Default: PB14
				Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON,
PB14	35	I/O	5VT	SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0,
				USBHS_DM, EVENTOUT
				Default: PB15
			_,	Alternate: RTC_REFIN, TIMER0_CH2_ON,
PB15	36	I/O	5VT	TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,
				USBHS_DP, EVENTOUT
				Default: PC6
PC6	37	I/O	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
				Default: PC7
				Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK,
PC7	38	I/O	5VT	I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1,
				EVENTOUT
				Default: PC8
PC8	39	I/O	5VT	Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2,
				USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
				Default: PC9
PC9	40	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3,
				I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT



				ODOZI 407 XX Datasiice
Pin Name	Pins	Pin	I/O	Functions description
1 III Italiic	1 1113	Type ⁽¹⁾	Level ⁽²⁾	Tunionis description
				Default: PA8
PA8	41	I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL,
FAO	41	1/0	371	USART0_CK, USBFS_SOF, SDIO_D1, EVENTOUT,
				CTC_SYNC
				Default: PA9
PA9	42	I/O	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,
FAS	42	1/0	371	USART0_TX, SDIO_D2, DCI_D0, EVENTOUT
				Additional: USBFS_VBUS
				Default: PA10
PA10	43	I/O	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1,
				EVENTOUT, I2C2_TXFRAME
				Default: PA11
PA11	44	I/O	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,
				CANO_RX, USBFS_DM, EVENTOUT
				Default: PA12
PA12	45	I/O	5VT	Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,
				CANO_TX, USBFS_DP, EVENTOUT
DA42	40	1/0	r\/T	Default: JTMS, SWDIO, PA13
PA13	46	I/O	5VT	Alternate: EVENTOUT
NC	47	-	-	-
V_{DD}	48	Р	-	Default: V _{DD}
DA44	40	1/0	r\/T	Default: JTCK, SWCLK, PA14
PA14	49	I/O	5VT	Alternate: EVENTOUT
				Default: JTDI, PA15
PA15	50	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,
				SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT
				Default: PC10
PC10	51	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
				SDIO_D2, DCI_D8, EVENTOUT
				Default: PC11
PC11	52	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
				Default: PC12
PC12	53	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
				Default: PD2
PD2	54	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,
				EVENTOUT
				Default: JTDO, PB3
PB3	55	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK,
				SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT





		Pin	I/O	CDOZI 407 XX Datasiico
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
		1,000	20101	Default: NJTRST, PB4
				Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
PB4	56	I/O	5VT	I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,
				I2CO_TXFRAME
				Default: PB5
				Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,
PB5	57	I/O	5VT	SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,
				ENET_PPS_OUT, DCI_D10, EVENTOUT
				Default: PB6
PB6	58	I/O	5VT	Alternate: TIMER3 CH0, I2C0 SCL, USART0 TX,
150		., 0	011	CAN1_TX, DCI_D5, EVENTOUT
				Default: PB7
PB7	59	I/O	5VT	Alternate: TIMER3 CH1, I2C0 SDA, USART0 RX,
		., C		DCI_VSYNC, EVENTOUT
воото	60	I/O	5VT	Default: BOOT0
		-, -		Default: PB8
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,
PB8	61	I/O	5VT	TIMER9_CH0, I2C0_SCL, CAN0_RX, ENET_MII_TXD3,
				SDIO_D4, DCI_D6, EVENTOUT
				Default: PB9
				Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
PB9	62	I/O	5VT	I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, EVENTOUT
V _{SS}	63	Р	-	Default: V _{SS}
V _{DD}	64	Р	-	Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.6. GD32F407xx pin alternate functions

Table 2-9. Port A alternate functions summary

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Name		TIMED 4 0110	TIMED (OU	TU 150- 5				110457				51.55 AUL 0				
PA0		TIMER1_CH0 /TIMER1_ETI		TIMER7_E TI				USART1_ CTS	UART3_TX			ENET_MII_C RS				EVENTOUT
PA1		TIMER1_CH1	TIMER4_CH 1					USART1_ RTS	UART3_R X			ENET_MII_R X_CLK/ENE T_RMII_REF CLK				EVENTOUT
PA2		TIMER1_CH2	TIMER4_CH	TIMER8_C H0		I2S_CKI N		USART1_T X				ENET_MDIO				EVENTOUT
PA3		TIMER1_CH3	TIMER4_CH 3			I2S1_M CK		USART1_ RX			USBHS_U LPI_D0	ENET_MII_C OL				EVENTOUT
PA4						SPI0_N SS	SPI2_NSS/I2 S2_WS	USART1_ CK					USBHS_ SOF	DCI_HSYN C		EVENTOUT
PA5		TIMER1_CH0 /TIMER1_ETI		TIMER7_C H0_ON		SPI0_S CK					USBHS_U LPI_CK					EVENTOUT
PA6		TIMER0_BR KIN	TIMER2_CH 0	TIMER7_B RKIN		SPI0_MI SO	I2S1_MCK			TIMER12_ CH0			SDIO_C MD	DCI_PIXC LK		EVENTOUT
PA7		TIMER0_CH0 _ON	TIMER2_CH 1	TIMER7_C H0_ON		SPI0_M OSI				TIMER13_ CH0		ENET_MII_R X_DV/ENET _RMII_CRS_ DV	EXMC_S DNWE			EVENTOUT
PA8	CK_OUT0	TIMER0_CH0			I2C2_SCL			USART0_ CK		CTC_SYN C	USBFS_S OF		SDIO_D1			EVENTOUT
PA9		TIMER0_CH1			I2C2_SMB A	SPI1_S CK/I2S1 _CK		USART0_T X					SDIO_D2	DCI_D0		EVENTOUT
PA10		TIMER0_CH2			I2C2_TXF RAME			USART0_ RX			USBFS_ID			DCI_D1		EVENTOUT
PA11		TIMER0_CH3						USART0_ CTS	USART5_T X	CAN0_RX	USBFS_D M					EVENTOUT
PA12		TIMER0_ETI						USART0_ RTS	USART5_ RX	CAN0_TX	USBFS_D P					EVENTOUT
PA13	JTMS/SWD IO															EVENTOUT
PA14	JTCK/SWC LK															EVENTOUT



_	Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	PA15	JTDI	TIMER1_CH0				_	SPI2_NSS/I2	USART0_T								EVENTOUT
			/TIMER1_ETI				SS	S2_WS	X								



Table 2-10. Port B alternate functions summary

					CHOIIS SU											
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0		TIMER0_C H1_ON	TIMER2_C H2	TIMER7_C H1_ON				SPI2_MOSI /I2S2_SD			USBHS_U LPI D1	ENET_MII_ RXD2	SDIO_D 1			EVENTOUT
			TIMER2_C					71202_00			USBHS_U		SDIO_D			
PB1		H2 ON	H3	H2_ON							LPI D2	RXD3	2			EVENTOUT
PB2		TIMER1_C H3		_				SPI2_MOSI /I2S2_SD			USBHS_U LPI_D4		SDIO_C K			EVENTOUT
PB3	JTDO/TRA CESWO	TIMER1_C H1				SPI0_SCK	SPI2_SCK /I2S2_CK	USART0_R X		I2C1_SDA						EVENTOUT
PB4	NJTRST		TIMER2_C H0		I2C0_TXF RAME	SPI0_MIS O	SPI2_MIS O			I2C2_SDA			SDIO_D 0			EVENTOUT
PB5			TIMER2_C H1		I2C0_SMB A		SPI2_MO SI/I2S2_S D			CAN1_RX	USBHS_U LPI_D7	ENET_PPS _OUT		DCI_D10		EVENTOUT
PB6			TIMER3_C H0		I2C0_SCL			USART0_T X		CAN1_TX			EXMC_S DNE1	DCI_D5		EVENTOUT
PB7			TIMER3_C H1		I2C0_SDA			USART0_R X					EXMC_N L	DCI_VSY NC		EVENTOUT
PB8		TIMER1_C H0/TIMER 1_ETI	TIMER3_C H2	TIMER9_C H0	I2C0_SCL					CAN0_RX		ENET_MII_ TXD3	SDIO_D 4	DCI_D6		EVENTOUT
PB9			TIMER3_C H3	TIMER10_ CH0	I2C0_SDA	SPI1_NSS /I2S1_WS				CAN0_TX			SDIO_D 5	DCI_D7		EVENTOUT
PB10		TIMER1_C H2			I2C1_SCL	CDI4 CCV	I2S2_MCK	USART2_T X			USBHS_U LPI_D3	ENET_MII_ RX_ER	SDIO_D 7			EVENTOUT
PB11		TIMER1_C H3			I2C1_SDA	I2S_CKIN		USART2_R X				ENET_MII_ TX_EN/ENE T_RMII_TX_ EN				EVENTOUT
PB12		TIMER0_B RKIN			I2C1_SMB A	SPI1_NSS /I2S1_WS		USART2_C K		CAN1_RX	USBHS_U LPI_D5	ENET_MII_ TXD0/ENET _RMII_TXD 0	USBHS_ ID			EVENTOUT
PB13		TIMER0_C H0_ON			I2C1_TXF RAME	SPI1_SCK /I2S1_CK		USART2_C TS		CAN1_TX	USBHS_U LPI_D6	ENET_MII_ TXD1/ENET _RMII_TXD 1				EVENTOUT
PB14		TIMER0_C H1_ON		TIMER7_C H1_ON		SPI1_MIS O	I2S1_ADD _SD	USART2_R TS		TIMER11_ CH0			USBHS_ DM			EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB15	RTC_REFI N	TIMER0_C H2_ON		TIMER7_C H2_ON		SPI1_MO SI/I2S1_S D				TIMER11_ CH1			USBHS_ DP			EVENTOUT

Table 2-11. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0											USBHS_U LPI_STP		EXMC_S DNWE			EVENTOUT
PC1						SPI2_MOSI/I2S 2_SD		SPI1_MOS I/I2S1_SD			_	ENET_M DC				EVENTOUT
PC2						SPI1_MISO	I2S1_ADD _SD				USBHS_U LPI_DIR	ENET_MII _TXD2	EXMC_S DNE0			EVENTOUT
PC3						SPI1_MOSI/I2S 1_SD					USBHS_U LPI_NXT	ENET_MII _TX_CLK				EVENTOUT
PC4												ENET_MII _RXD0/E NET_RMII _RXD0	EXMC_S			EVENTOUT
PC5								USART2_ RX				ENET_MII	EXMC_S			EVENTOUT
PC6			TIMER2_ CH0	TIMER7_ CH0		I2S1_MCK			USART5_TX				SDIO_D6	DCI_D0		EVENTOUT
PC7			TIMER2_ CH1	TIMER7_ CH1		SPI1_SCK/I2S1 _CK	I2S2_MC K		USART5_RX				SDIO_D7	DCI_D1		EVENTOUT
PC8	TRACED0		TIMER2_ CH2	TIMER7_ CH2					USART5_CK				SDIO_D0	DCI_D2		EVENTOUT
PC9	CK_OUT1		TIMER2_ CH3	TIMER7_ CH3	I2C2_SD A	I2S_CKIN							SDIO_D1	DCI_D3		EVENTOUT
PC10							SPI2_SC K/I2S2_C K	USART2_T X	UART3_TX				SDIO_D2	DCI_D8		EVENTOUT
PC11						I2S2_ADD_SD	SPI2_MIS O	USART2_ RX	UART3_RX				SDIO_D3	DCI_D4		EVENTOUT
PC12					I2C1_SD A		SPI2_MO SI/I2S2_S D	USART2_ CK	UART4_TX		_	_	SDIO_CK	DCI_D9		EVENTOUT
PC13																EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC14																EVENTOUT
PC15																EVENTOUT

Table 2-12. Port D alternate functions summary


Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0							SPI2_MOS I/I2S2_SD			CAN0_R X			EXMC_D2			EVENTOUT
PD1								SPI1_NSS /I2S1_WS		CAN0_T X			EXMC_D3			EVENTOUT
PD2			TIMER2_ETI						UART4_RX				SDIO_CMD	DCI_D11		EVENTOUT
PD3	TRACED1					SPI1_SCK/ I2S1_CK		USART1_ CTS					EXMC_CLK	DCI_D5		EVENTOUT
PD4								USART1_ RTS					EXMC_NOE			EVENTOUT
PD5								USART1_ TX					EXMC_NWE			EVENTOUT
PD6						SPI2_MOSI /I2S2_SD		USART1_ RX					EXMC_NWAI T	DCI_D10		EVENTOUT
PD7								USART1_ CK					EXMC_NE0/ EXMC_NCE1			EVENTOUT
PD8								USART2_ TX					EXMC_D13			EVENTOUT
PD9								USART2_ RX					EXMC_D14			EVENTOUT
PD10								USART2_ CK					EXMC_D15			EVENTOUT
PD11								USART2_ CTS					EXMC_A16			EVENTOUT
PD12			TIMER3_CH0					USART2_ RTS					EXMC_A17			EVENTOUT
PD13			TIMER3_CH1										EXMC_A18			EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD14			TIMER3_CH2										EXMC_D0			EVENTOUT
PD15	CTC_SYN C		TIMER3_CH3										EXMC_D1			EVENTOUT

Table 2-13. Port E alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER 3_ETI										EXMC_NBL0	DCI_D2		EVENTOUT
PE1		TIMER0_CH1 _ON											EXMC_NBL1	DCI_D3		EVENTOUT
PE2	TRACECK											ENET_MI I_TXD3	EXMC_A23			EVENTOUT
PE3	TRACED0												EXMC_A19			EVENTOUT
PE4	TRACED1												EXMC_A20	DCI_D4		EVENTOUT
PE5	TRACED2			TIMER8_CH0									EXMC_A21	DCI_D6		EVENTOUT
PE6	TRACED3			TIMER8_CH1									EXMC_A22	DCI_D7		EVENTOUT
PE7		TIMER0_ETI											EXMC_D4			EVENTOUT
PE8		TIMER0_CH0 _ON											EXMC_D5			EVENTOUT
PE9		TIMER0_CH0											EXMC_D6			EVENTOUT
PE10		TIMER0_CH1 _ON											EXMC_D7			EVENTOUT
PE11		TIMER0_CH1											EXMC_D8			EVENTOUT
PE12		TIMER0_CH2 _ON											EXMC_D9			EVENTOUT
PE13		TIMER0_CH2											EXMC_D10			EVENTOUT





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE14		TIMER0_CH3											EXMC_D11			EVENTOUT
PE15		TIMER0_BR KIN											EXMC_D12			EVENTOUT

Table 2-14. Port F alternate functions summary

					Julionio Gui											
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0	CTC_SYN C				I2C1_SDA								EXMC_A0			EVENTOUT
PF1					I2C1_SCL								EXMC_A1			EVENTOUT
PF2					I2C1_SMB A								EXMC_A2			EVENTOUT
PF3					I2C1_TXF RAME								EXMC_A3			EVENTOUT
PF4													EXMC_A4			EVENTOUT
PF5													EXMC_A5			EVENTOUT
PF6				TIMER9_C H0									EXMC_NIORD			EVENTOUT
PF7				TIMER10_ CH0									EXMC_NREG			EVENTOUT
PF8										TIMER12_ CH0			EXMC_NIOWR			EVENTOUT
PF9										TIMER13_ CH0			EXMC_CD			EVENTOUT
PF10													EXMC_INTR	DCI_D11		EVENTOUT
PF11													EXMC_SDNRAS	DCI_D12		EVENTOUT
PF12													EXMC_A6			EVENTOUT
PF13													EXMC_A7			EVENTOUT
PF14													EXMC_A8			EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF15													EXMC_A9			EVENTOUT

Table 2-15. Port G alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0													EXMC_A10			EVENTOUT
PG1													EXMC_A11			EVENTOUT
PG2													EXMC_A12			EVENTOUT
PG3													EXMC_A13			EVENTOUT
PG4													EXMC_A14			EVENTOUT
PG5													EXMC_A15			EVENTOUT
PG6													EXMC_INT 1	DCI_D12		EVENTOUT
PG7									USART5_ CK				EXMC_INT 2	DCI_D13		EVENTOUT
PG8									USART5_ RTS			ENET_PPS _OUT	EXMC_SD CLK			EVENTOUT
PG9									USART5_ RX				EXMC_NE 1/EXMC_N CE2	DCI_VSY NC		EVENTOUT
PG10													EXMC_NC E3_0/EXM C_NE2	DCI_D2		EVENTOUT
PG11												ENET_MII_ TX_EN/EN ET_RMII_T X_EN	EXMC_NC E3_1	DCI_D3		EVENTOUT
PG12									USART5_ RTS				EXMC_NE 3			EVENTOUT
PG13	TRACED2								USART5_ CTS			ENET_MII_ TXD0/ENE T_RMII_TX D0	EXMC_A24			EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG14	TRACED3								USART5_ TX			ENET_MII_ TXD1/ENE T_RMII_TX D1	EXMC_A25			EVENTOUT
PG15									USART5_ CTS				EXMC_SD NCAS	DCI_D13		EVENTOUT

Table 2-16. Port H alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PH0																EVENTOUT
PH1																EVENTOUT
PH2												ENET_MII _CRS	EXMC_SDC KE0			EVENTOUT
РН3					I2C1_TXFRA ME							ENET_MII _COL	EXMC_SDN E0			EVENTOUT
PH4					I2C1_SCL						USBHS_U LPI_NXT					EVENTOUT
PH5					I2C1_SDA								EXMC_SDN WE			EVENTOUT
PH6					I2C1_SMBA					TIMER11_CH0		ENET_MII _RXD2	EXMC_SDN E1	DCI_D8		EVENTOUT
РН7					I2C2_SCL							ENET_MII _RXD3	EXMC_SDC KE1	DCI_D9		EVENTOUT
PH8					I2C2_SDA								EXMC_D16	DCI_HS YNC		EVENTOUT
РН9					I2C2_SMBA					TIMER11_CH1			EXMC_D17	DCI_D0		EVENTOUT
PH10			TIMER4_CH0		I2C2_TXFRA ME								EXMC_D18	DCI_D1		EVENTOUT
PH11			TIMER4_CH1										EXMC_D19	DCI_D2		EVENTOUT
PH12			TIMER4_CH2										EXMC_D20	DCI_D3		EVENTOUT
PH13				TIMER7_C H0_ON						CAN0_TX			EXMC_D21			EVENTOUT



PH14		TIMER7_C H1_ON					EXMC_D22	DCI_D4	EVENTOUT
PH15		TIMER7_C H2_ON					EXMC_D23	DCI_D1 1	EVENTOUT

Table 2-17. Port I alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PI0			TIMER4_C H3			SPI1_NSS/I 2S1_WS							EXMC_D24	DCI_D13		EVENTOUT
PI1						SPI1_SCK/I 2S1_CK							EXMC_D25	DCI_D8		EVENTOUT
PI2				TIMER7_CH3		SPI1_MISO	I2S1_ADD _SD						EXMC_D26	DCI_D9		EVENTOUT
PI3				TIMER7_ETI		SPI1_MOSI /I2S1_SD							EXMC_D27	DCI_D10		EVENTOUT
PI4				TIMER7_BRKI N									EXMC_NB L2	DCI_D5		EVENTOUT
PI5				TIMER7_CH0									EXMC_NB L3	DCI_VSY NC		EVENTOUT
PI6				TIMER7_CH1									EXMC_D28	DCI_D6		EVENTOUT
PI7				TIMER7_CH2									EXMC_D29	DCI_D7		EVENTOUT
PI8																EVENTOUT
PI9										CAN0_RX			EXMC_D30			EVENTOUT
PI10												ENET_MII _RX_ER	EXMC_D31			EVENTOUT
PI11											USBHS_U LPI_DIR					EVENTOUT



3. Functional description

3.1. ARM® Cortex®-M4 core

The ARM® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit ARM® Cortex®-M4 processor core

- Up to 168 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the ARMv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 3072 Kbytes of Flash memory, including code Flash and data Flash
- 192 KB of SRAM

The ARM® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 3072 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. Up to 192 Kbytes of inner SRAM



is composed of SRAM0 (112KB) and SRAM1 (16KB) that can be accessed at same time, and including 64 KB of TCM (tightly-coupled memory) data RAM that can be accessed only by the data bus of the Cortex®-M4 core. The additional 4KB of backup SRAM (BKP SRAM) is implemented in the backup domain, which can keep its content even when the V_{DD} power supply is down. *Table 2-3. GD32F407xx memory map* shows the memory map of the GD32F407xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 16 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 168 MHz. The maximum frequency of the two APB domains including APB1 is 42 MHz and APB2 is 84 MHz. See <u>Figure 2-7.</u>

<u>GD32F407xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.4 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

■ Boot from main Flash memory (default)



- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal 30KB of information blocks for the boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART2 (PB10 and PB11, or PC10 and PC11), and USBFS (PA9, PA10, PA11 and PA12) in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank 0 of Flash memory is selected. It also supports to boot from bank 1 of Flash memory by setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC16M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC Tamper and TimeStamp event, the LVD output, ENET wakeup, RTC wakeup and USB wakeup. When exiting the deep-sleep mode, the IRC16M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2x to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 V ≤ V_{DDA} ≤ 3.6 V)
- Temperature sensor



Up to three 12-bit 2.6 MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for external battery power supply (V_{BAT}). The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The two 12-bit buffered DACs are used to generate variable analog outputs. The DAC channels can be triggered by the timer or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8. DMA

- 16 channels DMA controller and each channel are configurable (8 for DMA0 and 8 for DMA1)
- Support independent 8, 16, 32-bit memory and peripheral transfer
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, UARTs, DAC, I2S, SDIO and DCI

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.



3.9. General-purpose inputs/outputs (GPIOs)

- Up to 140 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 140 general purpose I/O pins (GPIO) in GD32F407xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15, PH0 ~ PH15 and PI0 ~ PI11 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0 & TIMER7), eight 16-bit general timers (TIMER2, TIMER3, TIMER8 ~ TIMER13), two 32-bit general timers (TIMER1 & TIMER4) and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 & TIMER4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 & TIMER3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 ~



TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F407xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC) and backup registers

- Independent binary-coded decimal (BCD) format timer/counter with twenty 32-bit backup registers
- Calendar with sub-second, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.



3.12. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 KHz (Fast mode)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Up to four USARTs and two UARTs with operating frequency up to 10.5 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4) are used to transfer data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator



which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI1 and SPI2
- Support either master or slave mode Audio
- Sampling frequencies from 8 KHz up to 192 KHz are supported

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32F407xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported.

3.16. Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal-less operation.

3.17. Universal serial bus high-speed interface (USBHS)

- One USB device/host/OTG high-speed Interface with frequency up to 480 Mbit/s
- An external PHY device connected to the ULPI is required when using in HS mode

USBHS supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller provides ULPI interface for external USB PHY integration and it also contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four



types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. HUB connection is supported when USBHS operates at high-speed in host mode. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system.

3.18. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.19. Ethernet (ENET)

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 16 with 25 MHz output and RMII up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.20. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and CF card, SDRAM with up to 32-bit data bus
- Provide ECC calculating hardware module for NAND Flash memory block
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
- SDRAM Memory size: 4x16Mx32bit (256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC supports code



execution from external memory except NAND Flash and CF card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

The EXMC of GD32F407xx in LQFP144 & BGA176 package also supports synchronous dynamic random access memory (SDRAM). It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of the external SDRAM devices are satisfied.

3.21. Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.22. Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

3.23. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.24. Package and operation temperature

- BGA176 (GD32F407Ix), BGA100 (GDF407VxH), LQFP144 (GD32F407Zx), LQFP100 (GD32F407Vx) and LQFP64 (GD32F407Rx)
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1) (4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	Vss - 0.3	Vss + 3.6	V
V	Input voltage on 5V tolerant pin ⁽³⁾	Vss - 0.3	V _{DD} + 3.6	V
Vin	Input voltage on other I/O	V _{SS} - 0.3	3.6	V
AVDDX	Variations between different V _{DD} power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	25	mA
TA	Operating temperature range	-40	+85	°C
	Power dissipation at T _A = 85°C of BGA176	_	888	
	Power dissipation at T _A = 85°C of LQFP144	_	820	
P _D	Power dissipation at T _A = 85°C of BGA100	_	511	mW
	Power dissipation at T _A = 85°C of LQFP100	_	697	
	Power dissipation at T _A = 85°C of LQFP64	_	772	
T _{STG}	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	_	2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
VBAT	Battery supply voltage	_	1.8	_	3.6	V

⁽¹⁾ Based on characterization, not tested in production.


⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 6.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.



Figure 4-1. Recommended power supply decoupling capacitors^{(1) (2)}



- (1) The V_{REF+} and V_{REF-} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF-} pins are not available and internally connected to $V_{\text{\tiny DDA}}$ and $V_{\text{\tiny SSA}}$ pins.
- All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	AHB clock frequency	_		168	MHz
f _{APB1}	APB1 clock frequency	_	_	42	MHz
f _{APB2}	APB2 clock frequency	_	_	84	MHz

Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up / Power down(1)

Symbol	Parameter	Conditions	Min	Max	Unit
t	V _{DD} rise time rate			8	us/ V
tvdd	V _{DD} fall time rate	_	20	8	μ5/ ν

Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Тур	Unit
4	Start up time	Clock source from HXTAL	143	m 0
Lstart-up	t _{start-up} Start-up time	Clock source from IRC16M	143	ms

- Based on characterization, not tested in production. (1)
- (2)After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3)PLL is off.



Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
tSleep	Wakeup from Sleep mode	1.5	
	Wakeup from Deep-sleep mode (LDO On)	3.3	
t _{Deep-sleep}	Wakeup from Deep-sleep mode	2.2	μs
	(LDO in low power mode)	3.3	
tStandby	Wakeup from Standby mode	143	ms

⁽¹⁾ Based on characterization, not tested in production.

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 168 MHz, All peripherals enabled	_	83.00	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 168 MHz, All peripherals disabled	_	50.90	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 120 MHz, All peripherals enabled	_	60.74	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 120 MHz, All peripherals disabled	_	37.34	_	mA
I _{DD} +I _{DDA}	Supply current (Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 108 MHz, All peripherals enabled		55.36	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 108 MHz, All peripherals disabled	_	34.76	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, System clock = 90 MHz, All peripherals enabled	_	46.22	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 90 MHz, All peripherals disabled	_	29.52	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 60 MHz, All peripherals enabled	_	31.98	_	mA

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC16M = System clock = 16 MHz.



		OD321				
Sym	bol Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 60 MHz, All peripherals	_	20.64	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, All peripherals	_	18.06	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, All peripherals	_	12.16	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 25 MHz, All peripherals	_	14.4	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 25 MHz, All peripherals		9.48	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16$				
		MHz,System clock = 16 MHz, All	_	10.1	_	mΑ
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 16 MHz, All peripherals	_	6.96	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 8 MHz, All peripherals	_	6.38	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 8 MHz, All peripherals	_	4.78	_	mΑ
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 4 MHz, All peripherals	_	4.28	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 4 MHz, All peripherals	_	3.5	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 2 MHz, All peripherals	_	3.4	_	mΑ
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 2 MHz, All peripherals	_	2.99	_	mA
		disabled				
	Complete source ($V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 168 MHz, CPU clock off,	_	56.00	—	mΑ
	(Sieep mode)	All peripherals enabled				
	Supply current (Sleep mode)	System clock = 168 MHz, CPU clock off,	_	56.00	_	mA



Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
Syllibol	Farameter		IVIIII	ı yp. /	IVIAX	Oilit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		04.0		A
		System clock = 168 MHz, CPU clock off,	_	24.3	_	mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		44.64		A
		System clock = 120 MHz, CPU clock off,	_	41.64		mA
		All peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$		40.70		
		System clock = 120 MHz, CPU clock off,	_	18.72		mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		00.50		
		System clock = 108 MHz, CPU clock off,	_	38.58	_	mA
		All peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 108 MHz, CPU clock off,	_	17.96	_	mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 90 MHz, CPU clock off, All	_	31.94	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System clock = 90 MHz, CPU clock off, All	_	14.94	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System clock = 60 MHz, CPU clock off, All	_	22.48	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$				
		System clock = 60 MHz, CPU clock off, All	_	11.16	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, CPU clock off, All	_	13.34	_	mΑ
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, CPU clock off, All	_	7.58	_	mΑ
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 25 MHz, CPU clock off, All	_	10.52	_	mΑ
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 25 MHz, CPU clock off, All	_	5.7	_	mA
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16				
		MHz,System clock = 16 MHz, CPU clock	_	7.58	_	mA
		off, All peripherals enabled				
1	I	on, / in poripriorals criables		l		l



Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$,,		
		System clock = 16 MHz, CPU clock off, All	_	4.54	_	mA
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 8 MHz, CPU clock off, All	_	5.18	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 8 MHz, CPU clock off, All	_	3.58	_	mA
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 4 MHz, CPU clock off, All	_	3.78	_	mΑ
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 4 MHz, CPU clock off, All	_	3		mA
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 2 MHz, CPU clock off, All	_	3.14	_	mΑ
		peripherals enabled				
		V _{DD} = V _{DDA} = 3.3 V, IRC16M = 16 MHz,				
		System clock = 2 MHz, CPU clock off, All	_	2.74		mΑ
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in run mode,}$				
		IRC32K off, RTC off, All GPIOs analog	_	1.21	11	mΑ
		mode				
		V _{DD} = V _{DDA} = 3.3 V, LDO in low power				
	Cupply ourrent	mode, IRC32K off, RTC off, All GPIOs	_	1.18	11	mΑ
	Supply current	analog mode				
	(Deep-Sleep	V _{DD} = V _{DDA} = 3.3 V, Main LDO in under				
	mode)	drive mode, IRC32K off, RTC off, All	_	0.83	11	mΑ
		GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, Low Power LDO in				
		under drive mode, IRC32K off, RTC off, All	_	0.8	11	mΑ
		GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$		0.04	40.5	
		RTC on SRAM ON		6.84	16.5	μA
		V V 00V LVTAL " ID000"				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$	_	6.5	16.5	μΑ
	Supply current	RTC off SRAM ON				
	(Standby mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K off,}$		5.92	16.5	110
		RTC off SRAM ON	_	J.32	10.5	μA
		\\\\\\				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$ RTC on SRAM OFF	_	5.22	16.5	μΑ
		K I C UII SKAIVI OFF				



Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
				71		
		V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC32K on, RTC off SRAM OFF	_	4.87	16.5	μA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K off,}$ RTC off SRAM OFF	_	4.3	16.5	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	_	3.84	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	ı	3.46	ı	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON		3.26		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM OFF	_	1.99	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM OFF	_	1.82	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving, SRAM OFF	l	1.52	ı	μΑ
I _{BAT}	Battery supply current (Backup mode)	V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	3.2	-	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	2.9	_	μА
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	2.65	_	μА
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF	1	1.36	l	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF	_	1.25	_	μА
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF	_	0.91	_	μА
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.6$ V, LXTAL off with external crystal, RTC on, SRAM ON	_	1.98	_	μA

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3 \text{ V}$, LXTAL off	_	1.82	_	μA
		with external crystal, RTC on, SRAM ON				·
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL off	_	1.75	_	μA
		with external crystal, RTC on, SRAM ON		0		μ, ,
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.6$ V, LXTAL off		0.13		μA
		with external crystal, RTC on, SRAM OFF		01.0		μ., .
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL off		0.04		μA
		with external crystal, RTC on, SRAM OFF		0.0.		P., .
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL off		0	_	μA
		with external crystal, RTC on, SRAM OFF				h., ,

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for $T_A = 25$ °C and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an additional power consumption should be considered.

Figure 4-2. Typical supply current consumption in Run mode






Figure 4-3. Typical supply current consumption in Sleep mode




Table 4-8. Peripheral current consumption characteristics⁽¹⁾

	Peripherials ⁽⁵⁾	Typical consumption at $T_A = 25$ °C (TYP)	Unit
	USB_ULPI + USB_HS	3.78	
	DMA1	2.79	
	DMA0	2.82	
	TCMSRAM	0.87	
	BKPSRAM	0.77	
	CRC	0.38	
	GPIOA	0.48	
AHB1	GPIOB	0.50	
	GPIOC	0.48	
	GPIOD	0.49	mA
	GPIOE	0.51	
	GPIOF	0.50	
	GPIOG	0.50	
	GPIOH	0.50	
	GPIOI	0.48	
	USB_FS	2.80	
AHB2	TRNG	0.85	
	DCI	1.05	
AHB3	EXMC	3.60	



		ODOZI TOTAX Dalasi
	DAC1+DAC2 ⁽²⁾	4.49
	PMU	0.25
	CAN1	0.22
	CAN0	0.25
	I2C2	0.13
	I2C1	0.14
	I2C0	0.15
	UART4	0.11
	UART3	0.08
	USART2	0.16
	USART1	0.14
APB1	SPI2/I2S2 ⁽³⁾	0.05/0.10
	SPI1/I2S1 ⁽³⁾	0.05/0.13
	WWDG	0.77
	TIMER13	0.77
	TIMER12	0.85
	TIMER11	0.86
	TIMER6	0.66
	TIMER5	0.65
	TIMER4	1.05
	TIMER3	0.97
	TIMER2	0.96
	TIMER1	1.04
	SPI5	0.03
	SPI4	0.03
	TIMER10	0.54
	TIMER9	0.53
	TIMER8	0.58
	SYSCFG	0.02
	SPI3	0.05
	SPI0	0.76
APB2	SDIO	1.26
	ADC2 ⁽⁴⁾	1.06
	ADC1 ⁽⁴⁾	1.08
	ADC0 ⁽⁴⁾	1.41
	USART5	0.98
	USART0	0.89
	TIMER7	1.87
	TIMER0	1.84
	IREF	0.36
ADDAPB1	CTC	0.78

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ DEN0 and DEN1 bits in the DAC_CTL register are set to 1, and the converted value set to 0x800.



- (3) Enable SPIx CLKEN, I2SSEL bit and I2SEN bit set to 1 in SPI_I2SCTL.
- (4) System clock = f_{HCLK} = 168 MHz, f_{APB1} = $f_{HCLK}/4$, f_{APB2} = $f_{HCLK}/2$, f_{ADCCLK} = $f_{APB2}/4$, ADON bit is set to 1.
- (5) If there is no other description, then $V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 25 MHz, system clock = $f_{HCLK} = 168 \text{ MHz}$, $f_{APB1} = f_{HCLK}/4$, $f_{APB2} = f_{HCLK}/2$.

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-9. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-9. EMS characteristics(1)

Symbol	Parameter	Parameter Conditions	
	Voltage applied to all device pins to	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	
VESD	induce a functional disturbance	LQFP144, f _{HCLK} = 168 MHz	3A
	induce a functional disturbance	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	
V _{FTB}	induce a functional disturbance through	LQFP144, f _{HCLK} = 168 MHz	ЗА
	100 pF on V _{DD} and V _{SS} pins	conforms to IEC 61000-4-4	

⁽¹⁾ Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.15		
		LVDT<2:0> = 000(falling edge)	ι		2.04	
		LVDT<2:0> = 001(rising edge)		2.28		
		LVDT<2:0> = 001(falling edge)	_	2.17	_	
		LVDT<2:0> = 010(rising edge)	_	2.43		
V _{LVD} ⁽¹⁾	Low voltage	LVDT<2:0> = 010(falling edge)	_	2.31	_	v
V LVD\'''	Detector level selection	LVDT<2:0> = 011(rising edge)	_	2.56	_	V
		LVDT<2:0> = 011(falling edge)	_	2.45		
		LVDT<2:0> = 100(rising edge)	_	2.7	_	
		LVDT<2:0> = 100(falling edge)	_	2.59		
		LVDT<2:0> = 101(rising edge)	_	2.84	_	
		LVDT<2:0> = 101	LVDT<2:0> = 101(falling edge)	_	2.73	_



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 110(rising edge)		2.98	_	
		LVDT<2:0> = 110(falling edge)	-	2.87	_	
		LVDT<2:0> = 111(rising edge)	_	3.12	_	
		LVDT<2:0> = 111(falling edge)	_	3.01	_	
V _{LVDhyst} ⁽²⁾	LVD hystersis	_	_	100	_	mV
V _{POR} ⁽¹⁾	Power on reset threshold	_	2.30	2.40	2.48	V
V _{PDR} ⁽¹⁾	Power down reset threshold	_	1.72	1.80	1.88	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	_	_	600	_	mV
V _{BOR3} (2)	Brownout level 3 threshold	Falling edge		2.79	_	V
V BOR3(=/	Brownout level 3 tilleshold	Rising edge		2.88	_	V
V _{BOR2} (2)	Brownout level 2 threshold	Falling edge	ı	2.49	_	V
V BOR2	brownout level 2 tilleshold	Rising edge	_	2.58	_	V
V (2)	Drawa out laval 4 throubold	Falling edge	_	2.19	_	V
V _{BOR1} ⁽²⁾	Brownout level 1 threshold	Rising edge	_	2.29	_	V
V _{BORhyst} ⁽²⁾	BOR hysteresis		_	100	_	mV
t _{RSTTEMPO} (2)	Reset temporization	_	_	2	_	ms

⁽¹⁾ Based on characterization, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V=== #	Electrostatic discharge	T _A =25 °C;			7000	V
VESD(HBM)	voltage (human body model)	JESD22-A114	_	_	7000	V
V	Electrostatic discharge	T _A =25 °C;			800	W
Vesd(cdm)	voltage (charge device model)	JESD22-C101			600	٧

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-12. Static latch-up characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
LU	I-test	T 05 °C 150D70			±200	mA
LU	V _{supply} over voltage	T _A =25 °C; JESD78	_	_	5.4	V

⁽¹⁾ Based on characterization, not tested in production.

4.7. External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} ⁽¹⁾	Crystal or ceramic frequency	$2.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	4	8	32	MHz
R _F ⁽²⁾	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
	Recommended matching					
C _{HXTAL} ^{(2) (3)}	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	50	70	%
g _m ⁽²⁾	Oscillator transconductance	Startup	_	25	_	mA/V
I(1)	Crystal or ceramic operating	$V_{DD} = 3.3 \text{ V, } f_{HCLK} =$		1		m A
I _{DDHXTAL} ⁽¹⁾	current	$f_{IRC16M} = 16 \text{ MHz}$		'	_	mA
tsuhxtal ⁽¹⁾	Crystal or ceramic startup time	$V_{DD} = 3.3 \text{ V, fhclk} =$		1.8		mo
LSUHXTAL	Crystal of Ceraillic Startup time	$f_{IRC16M} = 16 \text{ MHz}$		1.0		ms

⁽¹⁾ Based on characterization, not tested in production.

Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
4 (1)	External clock source or oscillator	$2.6 \text{ V} \leq \text{V}_{DD} \leq$	1		F.0	MHz	
f _{HXTAL_ext} ⁽¹⁾	frequency	3.6 V	1	_	50	IVIIIZ	
V _{HXTAI H} (2)	OSCIN input pin high level		0.7 Vpp		V _{DD}	V	
V HX IALH\-/	voltage	$V_{DD} = 3.3 \text{ V}$		0.7 VDD	_	עט ע	V
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage		Vss	_	$0.3 V_{DD}$	V	
t _{H/L(HXTAL)} (2)	OSCIN high or low time	_	5	_	-	ns	
t _{R/F(HXTAL)} (2)	OSCIN rise or fall time	_	_	_	10	ns	
C _{IN} ⁽²⁾	OSCIN input capacitance	_	_	5	-	pF	
Ducy _(HXTAL) (2)	Duty cycle	_	40	_	60	%	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ $C_{\text{HXTAL1}} = C_{\text{HXTAL2}} = 2*(C_{\text{LOAD}} - C_{\text{S}})$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_{S} , it is PCB and MCU pin stray capacitance.

⁽²⁾ Guaranteed by design, not tested in production.



characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic	V 22V		22.760		kHz
ILXTAL	frequency	$V_{DD} = 3.3 \text{ V}$		32.768		KHZ
	Recommended					
C (2) (3)	matching capacitance			15		"F
C _{LXTAL} ^{(2) (3)}	on OSC32IN and	_	_	15	_	pF
	OSC32OUT					
D. (2)	Crystal or ceramic duty		30		70	0/
Ducy _(LXTAL) ⁽²⁾	cycle	_			70	%
a. (2)	Oscillator	Medium low driving capability	_	6	1	
g _m ⁽²⁾	transconductance	Higher driving capability	_	18		μA/V
(1)	Crystal or ceramic	LXTALDRI[1:0]= 01	_	0.9	_	
IDDLXTAL (1)	operating current	LXTALDRI[1:0]= 11	_	1.5	_	μA
(1) (1)	Crystal or ceramic			4.0		
tsulxtal ^{(1) (4)}	startup time	_	_	1.8	ĺ	S

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (4) tsulxtal is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} ⁽¹⁾	External clock source or oscillator frequency	V _{DD} = 3.3 V	_	32.768	1000	kHz
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level voltage	_	0.7 V _{DD}	_	V_{DD}	.,
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage	_	Vss	_	$0.3\ V_{DD}$	V
t _{H/L(LXTAL)} (2)	OSC32IN high or low time	_	450	_		
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time	_	_	_	50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance	_	_	5	_	pF
Ducy _(LXTAL) (2)	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



4.8. Internal clock characteristics

Table 4-17. High speed internal clock (IRC16M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fIRC16M	High Speed Internal Oscillator (IRC16M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		16		MHz
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-4.0		+5.0	%
	IRC16M oscillator Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-2.0	_	+2.0	%
ACCIRC16M		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A =$ 25 °C	-1.0		+1.0	%
	IRC16M oscillator Frequency accuracy, User trimming step	_	1	0.5		%
Ducyirc _{16M} ⁽²⁾	IRC16M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC16M ⁽¹⁾	IRC16M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz}$		66	80	μΑ
tsuirc16M ⁽¹⁾	IRC16M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz}$	_	2.5	4	μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-18. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC48M}	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} = 3.3 V	_	48	_	MHz
	IRC48M oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{A} = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-4.0	_	+5.0	%
	Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C }^{(1)}$	-3.0	_	+3.0	%
ACC _{IRC48M}	r dotory timinod	V _{DD} = V _{DDA} = 3.3 V, T _A = 25 °C	-2.0	_	+2.0	%
	IRC48M oscillator Frequency accuracy, User trimming step	_	_	0.12	_	%
Ducy _{IRC48M} (2)	IRC48M oscillator duty cycle	V _{DD} = V _{DDA} = 3.3 V	45	50	55	%
I _{DDAIRC48M} ⁽¹⁾	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz}$		240	300	μΑ
tsuirc48M ⁽¹⁾	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 168 \text{ MHz}$	_	2.5	4	μs

⁽²⁾ Guaranteed by design, not tested in production.



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-19. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC32K} (1)	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 V$,	20	32	45	kHz
IIRC32K**/	(IRC32K) frequency	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	20	32	45	KIIZ
I _{DDIRC32K} ⁽²⁾	IRC32K oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		0.4	0.6	
IDDIRC32K'-	current	fhclk = fhxtal_pll = 168 MHz,		0.4	0.6	μA
ta(2)	IRC32K oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V}, f_{HCLK} =$		110	150	5
tsuirc32K ⁽²⁾	time	fhxtal_pll = 168 MHz,	_	110	150	μs

- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency	_	1	_	4	MHz
f _{PLLOUT} (2)	PLL output clock frequency		100	_	500	MHz
f _{VCO} ⁽²⁾	f _{VCO} ⁽²⁾ PLL VCO output clock frequency	_	32	_	344	MHz
4 (2)	DI I la alváina a	VCO freq = 100 MHz	_	80	168	
tLOCK ⁽²⁾	PLL lock time	VCO freq = 500 MHz	_	100	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on VDDA	VCO freq = 500 MHz	_	1100	_	μA
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter _{PLL}	Cycle to cycle Jitter (peak to peak)	System clock	_	400	_	ps

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, f_{PLLOUT} = 168 MHz.
- (4) Value given with main PLL running.



Table 4-21. PLLI2S characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLLI2S input clock		1		4	MHz
IPLLIN' /	frequency		ı,		4	IVII IZ
f _{PLLOUT} ⁽²⁾	PLLI2S output clock		100		500	MHz
IPLLOUTY /	frequency		100		500	IVII IZ
f _{VCO} ⁽²⁾	PLLI2S VCO output clock		32		344	MHz
IVCO	frequency	_	32		344	IVIITZ
t _{LOCK} (2)	PLLI2S lock time	VCO freq = 100 MHz	_	80	168	
ILOCK'-	PLLIZS IOCK UITIE	VCO freq = 500 MHz	_	100	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on	VCO frog - 500 MHz		1100		
IDDA	VDDA	VCO freq = 500 MHz		1100		μΑ
	Cycle to cycle Jitter(rms)	4		40		
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, fPLLOUT = 168 MHz.
- (4) Value given with main PLLI2S running.

Table 4-22. PLLSAI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLLSAI input clock		1		4	MHz
IPLLIN' /	frequency		'		4	IVII IZ
fpu out ⁽²⁾	PLLSAI output clock		100		500	MHz
IPLLOUTY /	frequency		100		500	IVII IZ
fyco ⁽²⁾	PLLSAI VCO output clock		32		344	MHz
IVCO(=/	frequency	_	32		344	IVIITZ
t _{LOCK} (2)	PLLSAI lock time	VCO freq = 100 MHz	_	80	168	
LOCK'-	PLLSAI lock time	VCO freq = 500 MHz	_	100	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on	VCO freg = 500 MHz		1100		
IDDA	VDDA	VCO 11eq = 500 Wi12	_	1100		μΑ
	Cycle to cycle Jitter(rms)	itter(rms) — 40				
Jitter _{PLL}	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- $(3) \qquad \text{System clock} = \text{IRC16M} = \text{16 MHz}, \, \text{PLL clock source} = \text{IRC16M/2} = \text{8 MHz}, \, f_{\text{PLLOUT}} = \text{168 MHz}.$
- (4) Value given with main PLLSAI running.

Table 4-23. PLL spread spectrum clock generation (SSCG) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{mod}	Modulation frequency	_	_	_	10	KHz
mdamp	Peak modulation amplitude	_	_	_	2	%
MODCNT*					2 ¹⁵ -1	
MODSTEP	_	_			210-1	



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Equation 1: SSCG configuration equation:

 $MODCNT = round(f_{PLLIN}/4/f_{mod})$

MODSTEP = round(mdamp * PLLN * 2¹⁴/(MODCNT * 100))

The formula above (Equation 1) is SSCG configuration equation.

4.10. Memory characteristics

Table 4-24. Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽²⁾	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	100	_	_	kcycles
	before failure (Endurance)					
t _{RET}	Data retention time	_	_	20	_	years
tprog	Word programming time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	200	_	400	μs
terase16kB	Sector(16kB) erase timer		60	100	450 ⁽³⁾	
terase64kB	Sector(64kB) erase timer	$T_A = -40^{\circ}C \sim +85^{\circ}C$				ms
terase128kB	Sector(128kB) erase timer					
t _{MERASE(512K)}	Mass erase time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	4	19.2/32 ⁽⁵⁾	s
tmerase(1MB)	Mass erase time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	6	28.8/48 ⁽⁶⁾	S
tmerase(2MB)	Mass erase time	T _A = -40°C ~ +85 °C	_	10	48/80 ⁽⁷⁾	S
t _{MERASE(3MB)}	Mass erase time	T _A = -40°C ~ +85 °C		14	67.2/112 ⁽⁸⁾	S

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) Max value with <50K cycles is 200 ms and >50K & <100K cycles is 300 ms.
- (4) Max value with <50K cycles is 4.8 s and >50K & <100K cycles is 8.0 s.
- (5) Max value with <50K cycles is 19.2 s and >50K & <100K cycles is 32 s.
- (6) Max value with <50K cycles is 28.8 s and >50K & <100K cycles is 48 s.
- (7) Max value with <50K cycles is 48 s and >50K & <100K cycles is 80 s.
- (8) Max value with <50K cycles is 67.2 s and >50K & <100K cycles is 112 s.

4.11. NRST pin characteristics

Table 4-25. NRST pin characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.3 V _{DD}	\ \
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 2.6 \text{ V}$	$0.7~V_{DD}$	_	$V_{DD} + 0.5$	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	360		mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.3 V _{DD}	.,
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	0.7 V _{DD}		V _{DD} + 0.5	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	420		mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.3 V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.6 \text{ V}$	0.7 V _{DD}	_	V _{DD} + 0.5	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	440	_	mV



R _{pu} ⁽²⁾ Pull-up equivalent resistor	_		40	-	kΩ	
--	---	--	----	---	----	--

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Figure 4-4. Recommended external NRST pin circuit



4.12. **GPIO** characteristics

Table 4-26. I/O port DC characteristics(1)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL	Standard IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	ı	l	0.3 V _{DD}	٧
VIL	5V-tolerant IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V			0.3 V _{DD}	V
V	Standard IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}			V
ViH	5V-tolerant IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}	_	_	V
	Low level output voltage	V _{DD} = 2.6 V	_	_	0.17	
Vol	for an IO Pin	V _{DD} = 3.3 V	_	_	0.16	V
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	_	0.16	
	Low level output voltage	V _{DD} = 2.6 V	_	_	0.46	
Vol	for an IO Pin	V _{DD} = 3.3 V	_	_	0.40	V
	$(I_{IO} = +20 \text{ mA})$	V _{DD} = 3.6 V	_	_	0.40	
	High level output voltage	V _{DD} = 2.6 V	2.39	_	_	
V_{OH}	for an IO Pin	V _{DD} = 3.3 V	3.12	_	_	V
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	3.41	_	_	
	High level output voltage	V _{DD} = 2.6 V	2.05	_	_	
V_{OH}	for an IO Pin	V _{DD} = 3.3 V	2.84	_	_	V
	$(I_{IO} = +20 \text{ mA})$	V _{DD} = 3.6 V	3.12	_	_	
R _{PU} ⁽²⁾	Internal pull-up All pins	V _{IN} = V _{SS}	30	40	50	kΩ

	resistor	PA10	_	7.5	10	13.5		Ī
R _{PD} ⁽²⁾	Internal pull-	All pins	$V_{\text{IN}} = V_{\text{DD}}$	30	40	50	kO.	Ì
KPD(=/	down resistor	PA10	_	7.5	10	13.5	kΩ	


- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15 / PI8. Since PC13 to PC15 and PI8 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 and PI8 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-27. I/O port AC characteristics(1)(2)

GPIOx_OSPD[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
CDION OSDDO COSDDUIANO 00	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	30	
GPIOx_OSPD0->OSPDy[1:0] = 00 (IO Speed = 2 MHz)	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	25	MHz
(10_Opeed = 2 IVII IZ)	nequency	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	15	
GPIOx_OSPD0->OSPDy[1:0] = 01	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	95	
	$(IO_Speed = 25 \text{ MHz})$ frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	80	MHz
(10_Opeed = 25 Wi 12)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	50	
GPIOx_OSPD0->OSPDy[1:0] = 10	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	160	
(IO_Speed = 50 MHz)	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	125	MHz
(10_Opecu = 30 Wi 12)	nequency	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	90	
GPIOx_OSPD0->OSPDy[1:0] = 11	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	200	
(IO Speed = 200 MHz)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	170	MHz
(10_opeca = 200 Wi 12)	in equency ·	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	130	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25$ °C.
- (3) The I/O speed is configured using the GPIOx_CTL -> MDy[1:0] bits. Refer to the GD32F4xx user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in Figure 4-5, and maximum frequency cannot exceed 168 MHz.

Figure 4-5. I/O port AC characteristics definition





4.13. ADC characteristics

Table 4-28. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage	_	2.6	3.3	3.6	V
V _{IN} ⁽¹⁾	ADC input voltage range	_	0	_	V _{REF+}	V
V _{REF+} ⁽²⁾	Positive Reference Voltage	_	2.4	_	V _{DDA}	V
V _{REF-} (2)	Negative Reference Voltage	_	_	Vssa	_	V
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	_	40	MHz
		12-bit	0.007	_	2.6	
f _S ⁽¹⁾	Compling rate	10-bit	0.008	_	3.1	MS
IS.,	Sampling rate	8-bit	0.01	_	3.6	PS
		6-bit	0.011	_	4.4	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external;3 internal	0	_	V _{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 2	_	_	52.1	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	_	0.55	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_	_	5.5	pF
t _{CAL} ⁽²⁾	Calibration time	$f_{ADC} = 40 \text{ MHz}$	_	3.275	_	μs
ts ⁽²⁾	Sampling time	$f_{ADC} = 40 \text{ MHz}$	0.075	_	12	μs
		12-bit	_	15	_	
t _{CONV} (2)	Total conversion time (including	10-bit	_	13	_	1/
(CONV-)	sampling time)	8-bit	_	11	_	f _{ADC}
		6-bit	_	9	_	
tsu ⁽²⁾	Startup time		_	_	1	μs

⁽¹⁾ Based on characterization, not tested in production.

$$\textit{Equation 2} : \mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \quad \mathsf{R}_{\mathsf{AIN}} < \frac{\mathsf{T_s}}{\mathsf{f}_{\mathsf{ADC}} * \mathsf{C}_{\mathsf{ADC}} * \ln(2^{N+2})} - \; \mathsf{R}_{\mathsf{ADC}}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-29. ADC RAIN max for $f_{ADC} = 40 \text{ MHz}$

T _s (cycles)	t _s (us)	R _{AIN max} (KΩ)
3	0.075	0.85
15	0.375	6.5
28	0.7	12.6
55	1.375	25.7
84	2.1	38.8
112	2.8	51.9
144	3.6	N/A
480	12	N/A

⁽²⁾ Guaranteed by design, not tested in production.



Note: Guaranteed by design, not tested in production.

Table 4-30. ADC dynamic accuracy at f_{ADC} = 30 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	$f_{ADC} = 30 \text{ MHz}$	10.5	10.6	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 2.6 \text{ V}$	65	65.6	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	65.5	66	_	dB
THD	Total harmonic distortion	kHz Temperature = 25 °C	-74	-76	_	ub

Table 4-31. ADC dynamic accuracy at f_{ADC} = 30 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	$f_{ADC} = 30 \text{ MHz}$	10.7	10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	66.2	65.8	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	66.8	67.4	_	dB
THD	Total harmonic distortion	kHz	-71	-75		uБ
טחו	Total Harmonic distortion	Temperature = 25 °C	-/ 1	-73		

Table 4-32. ADC dynamic accuracy at f_{ADC} = 36 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 36 MHz	10.3	10.4	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	63.8	64.4	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	64.2	65	_	dB
THD	Total harmonic distortion	kHz	-70	-72		uБ
טחו	Total Harmonic distortion	Temperature = 25 °C	-70	-/2	_	

Table 4-33. ADC dynamic accuracy at f_{ADC} = 40 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 40 MHz	9.9	10.0		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	61.4	62	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	62	62.4	_	dB
THD	Total harmonic distortion	kHz	-68	-70		uБ
טרוו	Total Hairnorlic distortion	Temperature = 25 °C	-00	-70		

Table 4-34. ADC static accuracy at $f_{ADC} = 15 \text{ MHz}$

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f 15 MU	±2	±3	
DNL	Differential linearity error	f _{ADC} = 15 MHz	±0.9	±1.2	LSB
INL	Integral linearity error	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	±1.1	±1.5	



4.14. Temperature sensor characteristics

Table 4-35. Temperature sensor characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
T_L	VSENSE linearity with temperature		±1.5	I	℃
Avg_Slope	Average slope	_	4.1	_	mV/°C
V ₂₅	Voltage at 25 °C	_	1.45	_	V
ts_temp (2)	ADC sampling time when reading the temperature		17.1	ı	μs

⁽¹⁾ Based on characterization, not tested in production.

4.15. DAC characteristics

Table 4-36. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
V _{REF+} ⁽²⁾	Positive Reference Voltage	_	2.4	_	V _{DDA}	V
V _{REF-} (2)	Negative Reference Voltage	_		V _{SSA}	_	V
R _{LOAD} ⁽²⁾	Resistive load	Resistive load with buffer ON	5	_	_	kΩ
Ro ⁽²⁾	Impedance output	Impedance output with buffer OFF	_	_	15	kΩ
C _{LOAD} ⁽²⁾	Capacitive load	Capacitive load with buffer ON	l	_	50	pF
DAC_OUT	Lower DAC OUT voltage	Lower DAC_OUT voltage with buffer ON	wer DAC_OUT voltage with		_	V
min ⁽²⁾	Lower DAC_OUT voltage	Lower DAC_OUT voltage with buffer OFF	0.5	_	_	mV
DAC_OUT	High on DAG OUT walks are	Higher DAC_OUT voltage with buffer ON	_	_	V _{DDA} -	V
min ⁽²⁾	Higher DAC_OUT voltage	Higher DAC_OUT voltage with buffer OFF	_	_	V _{DDA} -	V
. (4)	DAC current consumption	With no load, middle code(0x800) on the input, $V_{REF+} = 3.6 \text{ V}$	_	_	500	
I _{DDA} ⁽¹⁾	in quiescent mode	With no load, worst code(0xF1C) on the input, $V_{REF+} = 3.6 \text{ V}$	_	_	560	μΑ
IDDVREF+ ⁽¹⁾	DAC current consumption in quiescent mode	With no load, middle code(0x800) on the input, $V_{REF+} = 3.6 \; V$	_	86	_	μΑ
	iii quiescent mode	With no load, worst code(0xF1C) on the input,	_	298	_	-

⁽²⁾ Shortest sampling time can be determined in the application by multiple iterations.

		V _{REF+} = 3.6 V				
DNII (1)	Differential non linearity	10-bit configuration	_	_	±0.5	
DNL ⁽¹⁾	Differential from lifeanty	12-bit configuration	_	_	±2	LSB
INL ⁽¹⁾	Integral non linearity	10-bit configuration	_	_	±1	LSB
IINL\'	integral non linearity	12-bit configuration	_	_	±4	LSB
Offset ⁽¹⁾	Offset error	DAC in 12-bit mode	_	_	±12	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode	_	±0.5	_	%
T _{setting} (1)	Settling time	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$	_	0.5	1	μs
T _{wakeup} (2)	Wakeup from off state	1	_	5	10	μs
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change from code i to i±1LSB	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ	_	_	4	MS/s
PSRR ⁽²⁾	Power supply rejection ratio(to V _{DDA})	No R _{Load} , C _{LOAD} =50 pF	_	-90	-75	dB

⁽¹⁾ Based on characterization, not tested in production.

4.16. I2C characteristics

Table 4-37. I2C characteristics(1)(2)

Symbol	Parameter	Conditions	Standard mode		Fast mode		Fast i		Unit
			Min	Max	Min	Max	Min	Max	
t _{SCL(H)}	SCL clock high time	_	4.0		0.6	_	0.2	_	μs
tscl(L)	SCL clock low time	_	4.7		1.3	_	0.5	_	μs
t _{su(SDA)}	SDA setup time	_	2	_	0.8		0.1	_	μs
th(SDA)	SDA data hold time	_	250	_	250	_	130	_	ns
tr(SDA/SCL)	SDA and SCL rise time	_	_	1000	20	300	_	120	ns
t _f (SDA/SCL)	SDA and SCL fall time	_	4	300	4	300	4	120	ns
t _{h(STA)}	Start condition hold time	_	4.0	_	0.6		0.26	_	μs

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Test condition: GPIO_SPEED set 2 MHz and external pull-up resistor value is 1 k Ω when operate EEPROM with I2C.



4.17. SPI characteristics

Table 4-38. Standard SPI characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	_	_	_	30	MHz
tsck(H)	SCK clock high time	Master mode, f _{PCLKx} = 100 MHz, presc = 8	18	20	22	ns
t _{SCK(L)}	SCK clock low time	Master mode, f _{PCLKx} = 100 MHz, presc = 8	18	20	22	ns
		SPI master mode				
t _{V(MO)}	Data output valid time	_		7	_	ns
t _{H(MO)}	Data output hold time	_	_	4	_	ns
t _{SU(MI)}	Data input setup time	_	1	_	_	ns
t _{H(MI)}	Data input hold time	_	0	_	_	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	_	0	_	_	ns
t _{H(NSS)}	NSS enable hold time	_	1	_	_	ns
t _{A(SO)}	Data output access time	_	_	9	_	ns
t _{DIS(SO)}	Data output disable time	_	_	8	_	ns
tv(so)	Data output valid time	_	_	10	_	ns
t _{H(SO)}	Data output hold time	_		10	_	ns
tsu(si)	Data input setup time	_	0		_	ns
t _{H(SI)}	Data input hold time	_	2	_	_	ns

⁽¹⁾ Based on characterization, not tested in production.



4.18. I2S characteristics

Table 4-39. I2S characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 16 bits,		3.078	_	
f _{CK}	Clock frequency	Audio frequency = 96 kHz)	_			MHz
		Slave mode	_	10	_	
tн	Clock high time		_	162	_	ns
t∟	Clock low time		_	163	_	ns
t _{V(WS)}	WS valid time	Master mode	_	2		ns
t _{H(WS)}	WS hold time	Master mode	_	2		ns
tsu(ws)	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)}	WS hold time	Slave mode	3	_	_	ns
Ducy _(SCK)	I2S slave input clock duty	Slave mode	_	_ 50	_	%
2 40 (0011)	cycle	0.000	_ 50		,,,	
tsu(sd_mr)	Data input setup time	Master mode	0	_	_	ns
t _{su(SD_SR)}	Data input setup time	Slave mode	0	_		ns
th(SD_MR)	Data input hold time	Master receiver	1	_		ns
t _{H(SD_SR)}	Data input floid time	Slave receiver	3	_		ns
+ /	Data output valid time	Slave transmitter		12	_	20
t _{v(SD_ST)}	Data output valid time	(after enable edge)				ns
th(SD_ST)	Data output hold time	Slave transmitter		10		ns
tn(SD_S1)	Data output noid time	(after enable edge)		10		113
t (00 MT)	Data output valid time	Master transmitter		10		ns
t _{v(SD_MT)} Data output valid time		(after enable edge)	_	10		110
t _{h(SD MT)}	Data output hold time	Master transmitter	_	7		ns
IN(SD_MT)	Data output noid time	(after enable edge)		,	_	113

⁽¹⁾ Guaranteed by design, not tested in production.

4.19. USART characteristics

Table 4-40. USART characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f _{PCLKx} = 100 MHz		_	50	MHz
tsck(H)	SCK clock high time	f _{PCLKx} = 100 MHz	5.8	_	_	ns
tsck(L)	SCK clock low time	f _{PCLKx} = 100 MHz	5.8	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



4.20. SDIO characteristics

Table 4-41. SDIO characteristics(1)(2)

Symbol Parameter		Conditions	Min	Тур	Max	Unit		
f _{PP} (3)	Clock frequency in data transfer mode	_	0	_	48	MHz		
t _{W(CKL)} (3)	Clock low time	f _{pp} = 48 MHz	10.5	11	_	ns		
tw(CKH) (3)	Clock high time	$f_{pp} = 48 \text{ MHz}$	9.5	10	_	ns		
	CMD, D inputs (referenced to C	K) in MMC and S	D HS mo	de				
t _{ISU} ⁽⁴⁾	Input setup time HS	f _{pp} = 48 MHz	4	_	_	ns		
t _{IH} ⁽⁴⁾	Input hold time HS	$f_{pp} = 48 \text{ MHz}$	3	_	_	ns		
	CMD, D outputs (referenced to CK) in MMC and SD HS mode							
t _{OV} ⁽³⁾	t _{OV} ⁽³⁾ Output valid time HS		_	_	13.8	ns		
t _{OH} ⁽³⁾ Output hold time HS		$f_{pp} = 48 \text{ MHz}$	12	_	_	ns		
	CMD, D inputs (referenced to CK) in SD default mode							
t _{ISUD} (4)	Input setup time SD	f _{pp} = 24 MHz	3	_	_	ns		
t _{IHD} (4)	Input hold time SD	f _{pp} = 24 MHz	3	_	_	ns		
	CMD, D outputs (referenced to CK) in SD default mode							
tovD(3)	Output valid default time SD	f _{pp} = 24 MHz	_	2.4	2.8	ns		
t _{OHD} (3) Output hold default time SD		f _{pp} = 24 MHz	0.8		_	ns		

⁽¹⁾ CLK timing is measured at 50% of V_{DD} .

4.21. CAN characteristics

Refer to <u>Table 4-26. I/O port DC characteristics</u>(1) (3) for more details on the input/output alternate function characteristics (CANTX and CANRX).

4.22. USBFS characteristics

Table 4-42. USBFS start up time

Symbol Parameter		Max	Unit
tstartup ⁽¹⁾	USBFS startup time	1	μs

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Capacitive load $C_L = 30 pF$.

⁽³⁾ Based on characterization, not tested in production.

⁽⁴⁾ Guaranteed by design, not tested in production.



Table 4-43. USBFS DC electrical characteristics

Symbol		Parameter	Conditions	Min	Тур	Max	Unit
	V_{DD}	USBFS operating voltage	_	3		3.6	V
Input V _{DI}		Differential input sensitivity	_	0.2	_	_	
levels ⁽¹⁾	V _{CM}	Differential common mode range	Includes V _{DI} range	0.8	_	2.5	V
	Vse	Single ended receiver threshold	_	1.3	_	2.0	
Output	Vol	Static output level low	$R_L of 1.0 \; k\Omega$ to $3.6 \; V$	_	0.06	0.3	V
levels (2)	Vон	Static output level high	R_L of 15 $k\Omega$ to V_{SS}	2.8	3.3	3.6	V
		PA11, PA12(USBFS_DM/DP)		17	21	25	
R _{PD} ⁽²⁾		PB14, PB15(USBHS_ DM/DP)	V _{IN} = V _{DD}	17	21	23	
		PA9(USBFS_VBUS)		0.72	0.9	1.1	
		PB13(USBHS_VBUS)		0.72 0.9	0.9	1.1	kΩ
		PA11, PA12(USBFS_DM/DP)		1.2	1.5	1.8	V77
R _{PU} (2)	PB14, PB15(USBHS_ DM/DP)	VIN = Vss	1.2	1.5	1.0	
KPU. /		PA9(USBFS_VBUS)	VIN = VSS	0.24 0.3	0.3	0.33	
		PB13(USBHS_VBUS)		0.24	0.3	0.33	


⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-44. USBFS full speed-electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _R	Rise time	CL = 50 pF	4	l	20	ns
t _F	Fall time	CL = 50 pF	4	_	20	ns
t _{RFM}	Rise/ fall time matching	t _R / t _F	90	_	110	%
VCRS	Output signal crossover voltage		1.3		2.0	V

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-6. USBFS timings: definition of data signal rise and fall time



⁽²⁾ Based on characterization, not tested in production.



4.23. USBHS characteristics

Table 61. USBHS clock timing parameters(1)

Symbol	Parameter	Min	Тур	Max	Unit
V_{DD}	USBHS operating voltage			3.6	V
fHCLK	f _{HCLK} value to guarantee proper operation of USBHS interface		_		MHz
FSTART_8BIT	Frequency (first transition) 8-bit ± 10%	54	60	66	MHz
FSTEADY	Frequency (steady state) ±500 ppm 59.97		60	60.63	MHz
D _{START_8BIT}	Duty cycle (first transition) 8-bit ± 10%	40	50	60	%
D _{STEADY}	Duty cycle (steady state) ±500 ppm	49.975	50	50.025	%

⁽¹⁾ Guaranteed by design, not tested in production.

Table 62. USB-ULPI Dynammic characteristics

Symbol	Parameter	Min	Тур	Max	Unit
tsc	Control in (ULPI_DIR, ULPI_NXT) setup time	_	_	2	ns
t _{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5	_	_	ns
t _{SD}	Data in setup time	_	_	2	ns
t _{HD}	Data in hold time	0			ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.24. EXMC characteristics

Table 4-45. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	28.75	30.75	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	0	_	ns
tw(NOE)	EXMC_NOE low time	28.75	30.75	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	ı	ns
tsu(DATA_NE)	Data to EXMC_NEx high setup time	22.8	1	ns
tsu(DATA_NOE)	Data to EXMC_NOEx high setup time	22.8	_	ns
th(DATA_NOE)	Data hold time after EXMC_NOE high	0	_	ns
th(DATA_NE)	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0		ns
tw(NADV)	EXMC_NADV low time	4.95	6.95	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on characterization, not tested in production.

⁽⁴⁾ Based on configure: f_{HCLK} = 168 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.



Table 4-46. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	16.85	18.85	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	4.95	_	ns
t _{w(NWE)}	EXMC_NWE low time	4.95	6.95	ns
th(NE_NWE)	EXMC_NWE high to EXMC_NE high hold time	4.95	6.95	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	4.95	6.95	ns
th(AD_NADV)	EXMC_AD(address) valid hold time after EXMC_NADV high	10.9		ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	4.95	_	ns
th(BL_NWE)	EXMC_BL hold time after EXMC_NWE high	4.95	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	0	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	4.95	_	ns

- (1) $C_L = 30 pF$.
- (2) Guaranteed by design, not tested in production.
- (3) Based on characterization, not tested in production.
- (4) Based on configure: f_{HCLK} = 168 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Table 4-47. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	40.65	42.65	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	16.85	1	ns
$t_{w(NOE)}$	EXMC_NOE low time	22.8	24.8	ns
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0	1	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
th(BL_NOE)	EXMC_BL hold time after EXMC_NOE high	e after EXMC_NOE high 0		ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	22.8	_	ns
tsu(DATA_NOE)	Data to EXMC_NOEx high setup time	22.8	_	ns
th(DATA_NOE)	Data hold time after EXMC_NOE high	0	_	ns
th(DATA_NE)	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	OV low 0		ns
t _{w(NADV)}	EXMC_NADV low time 4.95		6.95	ns
T _h (AD_NADV)	EXMC_AD(adress) valid hold time after EXMC_NADV high	4.95	6.95	ns

- (1) $C_L = 30 pF$.
- (2) Guaranteed by design, not tested in production.
- (3) Based on characterization, not tested in production.
- $(4) \quad \text{Based on configure: } f_{\text{HCLK}} = 168 \text{ MHz}, \\ \text{AddressSetupTime} = 0, \\ \text{AddressHoldTime} = 1, \\ \text{DataSetupTime} = 1.$



Table 4-48. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	28.75	30.75	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	4.95	_	ns
t _{w(NWE)}	EXMC_NWE low time	16.85	18.85	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	4.95	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
tw(NADV)	EXMC_NADV low time	4.95	6.95	ns
t _{h(AD_NADV)}	EXMC_AD(address) valid hold time after EXMC_NADV high 4.95		_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	4.95	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	4.95	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid 4.95		_	ns
th(DATA_NWE)	Data hold time after EXMC_NWE high	4.95	_	ns

- (1) $C_L = 30 pF$.
- (2) Guaranteed by design, not tested in production.
- (3) Based on characterization, not tested in production.
- (4) Based on configure: f_{HCLK} = 168 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Table 4-49. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	23.8	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.9		ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0		ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0		ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.9		ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0		ns
td(CLKH-NOEH)	EXMC_CLK high to EXMC_NOE high	10.9		ns
td(CLKL-ADV)	EXMC_CLK low to EXMC_AD valid	0	_	ns
td(CLKL-ADIV)	EXMC_CLK low to EXMC_AD invalid	0	_	ns

- (1) $C_L = 30 \text{ pF}.$
- (2) Guaranteed by design, not tested in production.
- (3) Based on characterization, not tested in production.
- (4) Based on configure: f_{HCLK} = 168 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

Table 4-50. Synchronous multiplexed PSRAM write timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
tw(CLK)	EXMC_CLK period	23.8	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.9	_	ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns

GD32F407xx Datasheet

t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0		ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid 0		ı	ns
td(CLKH-AIV)	EXMC_CLK high to EXMC_Ax invalid	10.9	_	ns
t _d (CLKL-NWEL)	EXMC_CLK low to EXMC_NWE low	0	_	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	10.9	_	ns
td(CLKL-ADIV)	EXMC_CLK low to EXMC_AD invalid	0	_	ns
td(CLKL-DATA)	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
th(CLKL-NBLH)	EXMC_CLK low to EXMC_NBL high	0	_	ns

- (1) $C_L = 30 \text{ pF}.$
- (2) Guaranteed by design, not tested in production.
- (3) Based on characterization, not tested in production.
- (4) Based on configure: f_{HCLK} = 168 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-51. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
tw(CLK)	EXMC_CLK period	23.8	_	ns
td(CLKL-NExL)	EXMC_CLK low to EXMC_NEx low 0		_	ns
td(CLKH-NExH)	EXMC_CLK high to EXMC_NEx high	10.9	_	ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	C_NADV high 0 —		ns
td(CLKL-AV)	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.9	_	ns
t _d (CLKL-NOEL)	EXMC_CLK low to EXMC_NOE low	0	_	ns
td(CLKH-NOEH)	EXMC_CLK high to EXMC_NOE high	10.9	_	ns

- (1) $C_L = 30 \text{ pF}.$
- (2) Guaranteed by design, not tested in production.
- (3) Based on characterization, not tested in production.
- (4) Based on configure: f_{HCLK} = 168 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-52. Synchronous non-multiplexed PSRAM write timings (1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
tw(CLK)	EXMC_CLK period	EXMC_CLK period 23.8 —		ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0		ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.9		ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0		ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0		ns
td(CLKL-AV)	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.9		ns
td(CLKL-NWEL)	EXMC_CLK low to EXMC_NWE low	0		ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	10.9	_	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

- (1) $C_L = 30 pF$.
- (2) Guaranteed by design, not tested in production.
- (3) Based on characterization, not tested in production.



(4) Based on configure: f_{HCLK} = 168 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

4.25. TIMER characteristics

Table 4-53. TIMER characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit	
4	Timer resolution time	_	1		timerxclk	
t _{res}	Timer resolution time	ftimerxclk = 168 MHz	5.95		ns	
form	Timor external clack frequency	_	0	f _{TIMERxCLK} /2	MHz	
f _{EXT}	Timer external clock frequency	ftimerxclk = 168 MHz	0	84	MHz	
		TIMERx (except	_		16	bit
RES	Timer resolution	TIMER1 & TIMER4)		10	Dit	
		TIMER1 & TIMER4		32	bit	
to o	16-bit counter clock period	_	1	65536	$t_{TIMER \times CLK}$	
tcounter	when internal clock is selected	ftimerxclk = 168 MHz	0.006	390.95	μs	
t	Maximum possible count	_		65536x65536	tTIMERXCLK	
t _{MAX_} COUNT	Maximum possible count	f _{TIMERxCLK} = 168 MHz	_	25.57	s	

⁽¹⁾ Guaranteed by design, not tested in production.

4.26. Camera interface (DCMI) characteristics

Table 4-54. DCMI characteristics(1)

Symbol	Parameter	Min	Max	Unit
Frequency ratio	DCMI_PIXCLK / f _{HCLK}	_	0.4	
DCMI_PIXCLK	Pixel clock input	_	80	MHz
DPixel	Pixel clock input duty cycle	30	70	%
tsu(DATA)	Data input setup time	2.5	_	ns
th(DATA)	Data output valid time	1	_	ns
tsu(HSYNC)	DCMI_HSYNC input setup time	2	_	ns
tsu(VSYNC)	DCMI_VSYNC input setup time	2	_	ns
th(HSYNC)	DCMI_HSYNC input hold time	0.5	_	ns
th(VSYNC)	DCMI_VSYNC input hold time	0.5	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.



4.27. WDGT characteristics

Table 4-55. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)

		•	•	
Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] =		Unit
		0x000	= 0xFFF	
1/4	000	0.125	512	
1/8	001	0.25	1024	
1/16	010	0.5	2048	
1/32	011	1.0	4096	ms
1/64	100	2.0	8192	
1/128	101	4.0	16384	
1/256	110 or 111	8.0	32768	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-56. WWDGT min-max timeout value at 42 MHz (f_{PCLK1}) (1)

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	97.52		6.24	
1/2	01	195.05		12.48	
1/4	10	390.10	μs	24.97	ms
1/8	11	780.19		49.93	

⁽¹⁾ Guaranteed by design, not tested in production.

4.28. Parameter conditions

Unless otherwise specified, all values given for V_{DD} = V_{DDA} = 3.3 V, T_A = 25°C.



5. Package information

5.1. BGA176 package outline dimensions

Figure 5-1. BGA176 package outline




Table 5-1. BGA176 package dimensions



Symbol	Min	Тур	Max	
Α	_	_	0.84	
A1	0.13	0.18	0.23	
A2	0.53	0.58	0.63	
A3		0.45 BASIC		
С	0.10	0.13	0.16	
D	9.90	10.00	10.10	
D1	9.10 BASIC			
E	9.90	10.00	10.10	
E1	9.10 BASIC			
е		0.65 BASIC		
L		0.325 REF		
b	0.20	0.25	0.30	
aaa	0.10			
CCC	0.20			
ddd	0.08			
eee	0.15			
ffff		0.08		

5.2. LQFP144 package outline dimensions

Figure 5-2. LQFP144 package outline




Table 5-2. LQFP144 package dimensions




Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
D	21.80	22.0	22.20
D1	19.90	20.0	20.10
E	21.80	22.0	22.20
E1	19.90	20.0	20.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	_	0.75
L1	_	1.0 REF	_
b	0.18	_	0.26
b1	0.17	0.20	0.23
е	_	0.50 BSC	_


(Original dimensions are in millimeters)

5.3. BGA100 package outline dimensions

Figure 5-3. LQFP100 package outline







DETAIL B(2:1)

Table 5-3. BGA100 package dimensions

Symbol	Min	Тур	Max
A	_	_	0.84
A1	0.13	0.18	0.23
A2	0.53	0.58	0.63
A3		0.45 BASIC	
С	0.10	0.13	0.16
D	6.90	7.00	7.10
D1	5.50 BASIC		
Е	6.90	7.00	7.10
E1	5.50 BASIC		
е		0.50 BASIC	
L		0.625 REF	
b	0.20	0.25	0.30
aaa	0.10		
ccc	0.20		
ddd	0.08		
eee	0.15		
ffff		0.08	

5.4. LQFP100 package outline dimensions

Figure 5-4. LQFP100 package outline






Table 5-4. LQFP100 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
D	15.80	16.0	16.20
D1	13.90	14.0	14.10
E	15.80	16.0	16.20
E1	13.90	14.0	14.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	0.6	0.75
L1	_	1.0 REF	_
b	0.18	0.20	0.26
b1	0.17	0.20	0.23
eB	15.05	_	15.35
е	_	0.50 BSC	_

(Original dimensions are in millimeters)



5.5. LQFP64 package outline dimensions

Figure 5-5. LQFP64 package outline




Table 5-5. LQFP64 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
θ	0°	3.5°	7°
С	0.13	_	0.17
L	0.45	0.60	0.75
L1	_	1.00 REF	_
b	0.17	0.20	0.27
е	_	0.50 BSC	_
eB	11.25	_	11.45

(Original dimensions are in millimeters)



5.6. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter " Θ ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

⊕ JA: Thermal resistance, junction-to-ambient.

⊕ JB: Thermal resistance, junction-to-board.

 Θ JC: Thermal resistance, junction-to-case.

 Ψ_{JB} : Thermal characterization parameter, junction-to-board.

 Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

 $\Theta_{JA} = (T_J - T_A)/P_D$

 Θ JB = $(T_J - T_B)/P_D$

 Θ JC = $(T_J - T_C)/P_D$

Where, T_J = Junction temperature.

 $T_A = Ambient temperature$

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

 P_D = Total power dissipation

 Θ JA represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower Θ JA can be considerate as better overall thermal performance. Θ JA is generally used to estimate junction temperature.

 Θ JB is used to measure the heat flow resistance between the chip surface and the PCB board.

 Θ JC represents the thermal resistance between the chip surface and the package top case.

 Θ JC is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-6. Package thermal characteristics(1)

Symbol	Condition	Package	Value	Unit
		BGA176	45.02	
	T 05°C Natural convention 202D	LQFP144	48.76	
⊕ _{JA}	T _A = 85°C, Natural convection, 2S2P PCB	BGA100	78.32	°C/W
	РСВ	LQFP100	57.42	1
		LQFP64	51.81	
		BGA176	26.55	
⊕ JB		LQFP144	35.00	
	T _A = 25°C, Cold plate, 2S2P PCB	BGA100	55.27	°C/W
		LQFP100	31.68	
		LQFP64	33.36	
		BGA176	9.93	
⊕ JC	T 05%C Cold plate 05%D DCD	LQFP144	12.03	°C/W
	T _A = 25°C, Cold plate, 2S2P PCB	BGA100	20.15	C/VV
		LQFP100	13.85	



Symbol	Condition	Package	Value	Unit
		LQFP64	11.25	
		BGA176	28.31	
	T. 95°C Natural convection 2020	LQFP144	35.32	
Ψ_{JB}	Ψ_{JB} T _A = 85°C, Natural convection, 2S2P PCB	BGA100	55.74	°C/W
	РСВ	LQFP100	41.28	
		LQFP64	33.53	
		BGA176	0.69	
	T 0700 N / 1 / 2007	LQFP144	1.86	
Ψ ЈТ	T _A = 85°C, Natural convection, 2S2P PCB	BGA100	BGA100 1.74	°C/W
	108	LQFP100	0.75	
		LQFP64	0.49	

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.

6. Ordering information

Table 6-1. Part ordering code for GD32F407xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F407RET6	512	LQFP64	Green	Industrial -40°C to +85°C
GD32F407RGT6	1024	LQFP64	Green	Industrial -40°C to +85°C
GD32F407RKT6	3072	LQFP64	Green	Industrial -40°C to +85°C
GD32F407VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F407VKT6	3072	LQFP100	Green	Industrial -40°C to +85°C
GD32F407VGH6	1024	BGA100	Green	Industrial -40°C to +85°C
GD32F407VKH6	3072	BGA100	Green	Industrial -40°C to +85°C
GD32F407ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32F407ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Oct. 25, 2016
1.1	Repair history accumulation error	Jan.24, 2018
2.0	Repair history accumulation error and electrical characteristics updated	May.19, 2020