

第六章 时序逻辑电路

- 6.1 概述
- 6.2 时序逻辑电路的分析
- 6.4 时序逻辑电路的设计
- 6.3 常用时序逻辑电路
 - •计数器(74161, 74160)
 - •寄存器 (74175)
 - •移位寄存器 (74194)
 - •序列信号发生器

例1分析下面逻辑电路的功能





1)驱动方程



 $y_1 =$

y₂=


y₃=

2)状态转换表

S ₁	So	Q ₃ *	Q ₂ *	Q_1^*	Q_0^*		
0	0	D_3	D_2	D_1	D_0		
0	1	D_3	D_2	D_1	D_0		
1	0	Q_3	Q_2	Q_1	Q_0		
1	1	+1 计数					

置数 置数 保持 计数

例1 分析下面逻辑电路的功能



1)驱动方程

$$y_{0} = S_{1}'S_{0}' D_{0} + S_{1}'S_{0} D_{0} + S_{1}S_{0}' Q_{0} + S_{1}S_{0} (1 \oplus Q_{0})$$

$$y_{1} = S_{1}'S_{0}' D_{1} + S_{1}'S_{0} D_{1} + S_{1}S_{0}' Q_{1} + S_{1}S_{0} (Q_{0} \oplus Q_{1})$$


$$y_{2} = S_{1}'S_{0}' D_{2} + S_{1}'S_{0} D_{2} + S_{1}S_{0}' Q_{2} + S_{1}S_{0} (Q_{0}Q_{1} \oplus Q_{2})$$


$$y_{3} = S_{1}'S_{0}' D_{3} + S_{1}'S_{0} D_{3} + S_{1}S_{0}' Q_{3} + S_{1}S_{0} (Q_{0}Q_{1}Q_{2} \oplus Q_{3})$$


2)功能表

S ₁	So	Q ₃ *	Q_2^*	Q_1^*	Q_0^*		
0	0	D_3	D_2	D_1	D_0		
0	1	D_3	D_2	D_1	D_0		
1	0	Q_3	Q_2	Q_1	Q_0		
1	1	+1 计数					

置数数 持数







1)驱动方程

$$y_0 = 1 \oplus Q_0$$

$$y_1 = Q_0 \oplus Q_1$$

$$y_2 = Q_0Q_1 \oplus Q_2$$

$$y_3 = Q_0Q_1Q_2 \oplus Q_3$$

状态方程

$$Q^*_0 =$$

$$Q^*_1 =$$


$$Q^*_2 =$$


$$Q^*_3 =$$

2) 状态转换表

Q_3	Q_2	Q_1	Q_0	Q_3^*	Q_2^*	Q_1^*	Q_0^*	C
0	0	0	0					
0	0	0	1					
0	0	1	0					
0	0	1	1					
0	1	0	0					
0	1	0	1					
0	1	~	0					
0	1	1	1					
1	0	0	0					
1	0	0	1					
1	0	1	0					
1	0	1	1					
1	1	0	0					
1	1	0	1					
1	1	1	0					
1	1	1	1					

3) 状态图







逐列填写Q0Q1Q2Q3新状态

2) 状态转换表


Q_3	Q_2	Q_1	Q_0	Q_3^*	Q_2^*	Q_1^*	Q_0^*	C
0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	~	1	0
0	0	~	~	0	▼	0	0	0
0	1	0	0	0	₹	0	1	0
0	1	0	~	0	~	~	0	0
0	1	~	0	0	~	~	1	0
0	1	~	~	₹	0	0	0	0
~	0	0	0	~	0	0	1	0
1	0	0	~	←	0	~	0	0
1	0	_	0	1	0	1	1	0
~	0	1	1	1	1	0	0	0
7	1	0	0	←	~	0	1	0
7	1	0	1	1	1	1	0	0
7	1	1	0	1	1	1	1	0
1	1	1	1	0	0	0	0	1

3) 状态图






逐列填写Q0Q1Q2Q3新状态





2)实用芯片74161符号图



3)实用芯片74161功能表

Clk	R' _D	L _D '	EP	ET	$Q_3Q_2Q_1Q_0$	功能说明
X	0	X	X	X	0 0 0 0	清零(异步)
↑	1	0	X	X	$D_3D_2D_1D_0$	置数
X	1	1	0	1	$Q_3Q_2Q_1Q_0$	保持(包括C)
X	1	1	X	0	$Q_3Q_2Q_1Q_0$	保持且 C=0
↑	1	1	1	1	+1	+1递增计数





3)实用芯片74161功能表

Clk	R' _D	L _D '	EP	ET	$Q_3Q_2Q_1Q_0$	功能说明
X	0	X	X	X	0 0 0 0	清零(异步)
\uparrow	1	0	X	X	$D_3D_2D_1D_0$	置数
X	1	1	0	1	$Q_3Q_2Q_1Q_0$	保持(包括C)
X	1	1	X	0	$Q_3Q_2Q_1Q_0$	保持且 C=0
\uparrow	1	1	1	1	+1	+1递增计数

例1. 分析4bit同步二进制计数器, 几进制? 能否自启动

2) 状态转换表

Q_3	Q_2	Q_1	Q_0	Q_3^*	Q_2^*	Q_1^*	Q_0^*	C
0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	1	0	0
0	0	~	0	0	0	1	1	0
0	0	~	~	0	1	0	0	0
0	~	0	0	0	1	0	1	0
0	~	0	1	0	1	1	0	0
0	1	1	0	0	1	1	1	0
0	~	~	~	1	0	0	0	0
1	0	0	0	1	0	0	1	0
1	0	0	~	1	0	₹	0	0
1	0	~	0	1	0	~	1	0
1	0	~	~	1	1	0	0	0
1	~	0	0	1	1	0	1	0
1	1	0	1	1	1	1	0	0
1	1	1	0	1	1	1	1	0
1	1	1	1	0	0	0	0	1

1) 驱动方程


 $T_0=1$ $T_1=Q_0$ $T_2=Q_1Q_0$ $T_3=Q_2Q_1Q_0$

状态方程

 $Q_0^*=T_0 \oplus Q_0$ $Q_1^*=T_1 \oplus Q_1$ $Q_2^*=T_2 \oplus Q_2$ $Q_3^*=T_3 \oplus Q_3$

输出方程

 $C=Q_3Q_2Q_1Q_0$



例1. 分析4bit同步二进制计数器, 几进制? 能否自启动

2) 状态转换表

Q_3	Q_2	Q_1	Q_0	Q_3^*	Q_2^*	Q_1^*	Q_0^*	C
0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	1	1	0
0	0	1	1	0	1	0	0	0
0	1	0	0	0	1	0	1	0
0	1	0	~	0	1	1	0	0
0	1	1	0	0	1	~	1	0
0	1	~	~	1	0	0	0	0
1	0	0	0	1	0	0	1	0
1	0	0	~	1	0	₹	0	0
1	0	~	0	1	0	~	1	0
1	0	1	1	1	1	0	0	0
1	1	0	0	1	1	0	1	0
1	1	0	1	1	1	1	0	0
1	1	1	0	1	1	1	1	0
1	1	1	1	0	0	0	0	1

1) 驱动方程

$$T_0=1$$
 $T_1=Q_0$
 $T_2=Q_1Q_0$
 $T_3=Q_2Q_1Q_0$

状态方程

$$Q_0^*=T_0 \oplus Q_0$$

$$Q_1^*=T_1 \oplus Q_1$$

$$Q_2^*=T_2 \oplus Q_2$$


Q_3 *= $T_3 \oplus Q_3$


输出方程

$$C=Q_3Q_2Q_1Q_0$$


3) 状态图








2)实用芯片74160符号图





3)实用芯片74160功能表

_	1) (1) (1) (1) (1) (1)										
	Clk	R' _D	LD	EP	ET	$Q_3Q_2Q_1Q_0$	功能说明				
	X	0	X	X	X	0 0 0 0	清零(异步)				
	→	1	0	X	X	$D_3D_2D_1D_0$	置数				
	X	1	1	0	1	$Q_3Q_2Q_1Q_0$	保持(包括C)				
	X	1	1	X	0	$Q_3Q_2Q_1Q_0$	保持且 C=0				
		1	1	1	1	+1	+1递增计数				

4)实用芯片74160状态转换图









三、任意进制计数器的构成方法


用已有的N进制芯片,组成M进制计数器,





方法I: 异步清零法




例2: 用同步十进制计数器 74160设计六进制计数器












缺点:置0信号作用时间短




方法II: 同步置数法(置0000)




方法II: 同步置数法(置0001)





方法II: 同步置数法(置0001)





练习1 用74161设计模5计数器,用置补法





2. M>N


先用前面的方法分别接成 N_1 和 N_2 两个计数器。

 N_1 和 N_2 间的连接有两种方式:

a)并行进位方式:用同一个*CLK*,低位片的进位输出作为高位片的计数控制信号(如74160的*EP*和*ET*)


b) 串行进位方式:低位片的进位输出作为高位片的 *CLK*,两片始终同时处于计数状态

例3: 用两片74160接成100进制计数器



例3: 用两片74160接成100进制计数器

方法I,同步时钟法



2. 连接方式与特点


- 1) 同步*CLK*方式;
- 2) 用低位的进位信号控制高位的功能转换端,高位仅在 $EP=ET=C_1=1$ 的时间内计数。

3. 进制 M

高位、低位各自能输出10个稳定状态: $M = 10 \times 10 = 100$ 高位的C端是此计数器的进位输出端。

例3: 用两片74160接成100进制计数器

方法II、异步时钟法



2. 连接方式与特点


- 1) 异步CLK方式,低位的进位信号是高位的时钟;
- 2) 两片的EP、ET恒为1,都处于计数状态。

3. 进制 M

高位、低位各自能输出10个稳定状态: $M = 10 \times 10 = 100$ 高位的C端是此计数器的进位输出端。

两片之间用非门连接的原理

74LS160是CLK↑作用的计数器,若片间连接不用非门,则:



第9个CLK过后,电路高位和低 若用非门连接,则正常输出。位分别输出(0001,1001),出错。

2. M>N

②M不可分解

先用两片接成 M'> M 的计数器


然后再采用置零或置数的方法

即整体置零或整体置数法


例4: 用74160接成29 进制

先连接,总100进制


• 整体置零(异步)



• 整体置数(同步)



练习2 电路如下图,试分析电路为几进制计数器。




(1)片的进位信号控制(2)片的使能端,

(2)片仅在 $ET=EP=C_1=1$ 的时间内计数。

当两片计数到0100、0010状态时,电路总体置入0。

讲制 $M: M = 16 \times 4 + 2 + 1 = 67$

练习3 电路如下图,试分析电路为几进制计数器。



作业

- **6.11 74160+**逻辑门,分析计数长度
- 6.12 74161+逻辑门,分析计数长度,画状态图
- 6.13 74160+逻辑门+控制信号M,分析可控计数器计数长度
- 6.14 用74161+逻辑门,设计M12
- 6.15 74161+逻辑门,可控计数器,分析计数长度
- **6.18** 两个**74161+**逻辑门,分析分频比
- **6.19** 两个74160+逻辑门,分析计数长度
- 6.22 用多个74160+逻辑门,设计M365

方法II: 同步置数法

