时序逻辑电路 第六章


- 概述 6.1
- 时序逻辑电路的分析 6.2
- 6.3,6.4 常用时序逻辑电路

计数器(74161, 74160) 寄存器 (74175) 移位寄存器 (74194)

- 时序逻辑电路的设计 6.5
 - 计数器
 - 序列信号 检测器

方法[(计数器+逻辑门) •序列信号发生器 〈 方法||(计数器+选通器) 方法Ⅲ(计数器+译码器) 方法IV (移位寄存器+逻辑门)


6.5.3 序列信号发生器




例1:设计序列信号发生器 1110011 (L=7)

方法I: 计数器(74160)+逻辑门,置0法

1) 模7计数器






例1:设计序列信号发生器 1110011 (L=7)


方法I: 计数器(74160)+逻辑门,置0法

1) 模7计数器




2) 组合逻辑真值表

clk	$Q_2Q_1Q_0$	Y
0	000	1
1	001	1
2	010	1
3	011	0
4	100	0
5	101	1
6	110	1



3) K图化简




$$Y = Q_2'Q_0' + Q_1'Q_0 + Q_1Q_0'$$

4) 总电路图

例1:设计序列信号发生器 1110011 (L=7)


方法I: 计数器(74160)+逻辑门,置0法

1) 模7计数器




2)组合逻辑真值表

clk	$Q_2Q_1Q_0$	Y
0	000	1
1	001	1
2	010	1
3	011	0
4	100	0
5	101	1
6	110	1



3) K图化简




$$Y = Q_2'Q_0' + Q_1'Q_0 + Q_1Q_0'$$

例1:设计序列信号发生器 1110011(L=7)

方法I: 计数器(74160)+逻辑门,置0法


1) 模7计数器




<mark>练习1</mark> 设计序列信号发生器 1110011 (L=**⋘**,74161加逻辑门,置补法

1) 模7计数器, 74161置补法

$$7_{*} = 16 - 7 = 9 = (1001)_2$$







<mark>练习1</mark> 设计序列信号发生器 1110011 (L=7),74161加逻辑门,置补法

- 1) 模7计数器, 74161置补法
- 2)组合逻辑真值表


CLK	Q_3	Q_2	Q_1	Q_0	Y
0	1	0	0	1	1
1	1	0	1	0	1
2	1	0	1	1	1
3	1	1	0	0	0
4	1	1	0	1	0
5	1	1	1	0	1
6	1	1	1	1	1





$$Y = Q_2' + Q_1$$

例1方法II: 用74161+8-1MUX 设计1110011序列信号发生器




CLK

 Q_3


 Q_2 Q_1 Q_0

Y


练习2 用74161+4-1MUX设计1110011序列信号发生器



\overline{CLK}	Q_3	Q_2	Q_1	Q_0	Y
0	1	0	0	1	1
1	1	0	1	0	1
2	1	0	1	1	1
3	1	1	0	0	0
4	1	1	0	1	0
5	1	1	1	0	1
6	1	1	1	1	1



例1方法**III:** 用74161+3-8译码器 设计1110011序列信号发生器




		A_2	A ₁	A_0	
CLK	Q_3	Q_2	Q_1	Q_0	Y
0	1	0	0	1	1
1	1	0	1	0	1
2	1	0	1	1	1
3	1	1	0	0	0
4	1	1	0	1	0
5	1	1	1	0	1
6	1	1	1	1	1

$$Y_{(A2,A1,A0)} = m_1 + m_2 + m_3 + m_6 + m_7$$

= $(m_1'm_2'm_3'm_6'm_7')'$


例2 方法IV:移位寄存器+逻辑门设计101100序列信号发生器(L=6)



CLK

 Q_3 Q_2 Q_1

例2 方法IV:移位寄存器+逻辑门设计101100序列信号发生器(L=6)



2) 状态转换K图及化简




 $egin{pmatrix} oldsymbol{Q}_2 oldsymbol{Q}_1 & oldsymbol{(Q_3 Q_2 Q_1)}^* \ Q_3 & 00 & 01 & 11 & 10 \ 0 & X & 0 & 0 & 1 \ 1 & 1 & X & 0 \ \end{pmatrix}$

 Q_1^* $D_1=Q_1*=Q_3'Q_1'+Q_2'Q_3$

1) 状态转换表


CLK	Q_3	Q_2	Q_1
0	0	0	1
1	0	1	0
2	1	0	1
3	0	1	1
4	1	1	0
5	1	0	0

2) 状态图




4) 检查自启动 可以

可以自启动




3) 状态转换K图及化简



1) 状态转换表

clk	Q3Q2Q1					
0	0	0	1			
~	0	1	0			
2	1	0	1			
3	0	1	1			
4	1	1	0			
5	1	0	0			

2) 状态图




4) 检查自启动 可以自启动


$D_1 = Q_1^* = Q_3'Q_1' + Q_2'Q_3$


• 电路图


反馈逻辑电路



• 状态转换图







双向移位寄存器74LS194的功能表

R'_{D}	S_1	S_0	工作状态
0	X	X	置零
1	0	0	保持
1	0	1	右移
1	1	0	左移
1	1	1	并行输入

6.2 时序逻辑电路的分析方法

1) 同步电路分析 2) 异步电路分析

写各触发器的驱动方程

写触发器的状态方程

写电路的输出方程

需考虑每个触发 器的时钟信号


作状态转换表及状态转换图

作时序波形图

得到电路的逻辑功能

检查自启动

例: 试分析下图异步时序电路的逻辑功能。



1. 写方程

1)驱动方程: $egin{cases} J_0 = K_0 = J_1 & J_1 = J_2 & J_2 = J_2 & J_3 = J_3 & J_4 & J_3 & J_4 & J$

3)输出方程: $C = Q_3Q_0$

各触发器的时钟不同时发生

$$Q_0^*=Q_0'$$
 $Q_1^*=Q_3'$ Q_1'
 $Q_2^*=Q_2'$
 $Q_3^*=Q_2$ Q_1 Q_3'
 $Q_0 o clk_1$
 $Q_1 o clk_2$
 $Q_0 o clk_3$

$$Q_0^* = Q_0' \cdot clk_0 \downarrow$$

$$Q_1^* = Q_3' Q_1' \cdot clk1 \downarrow$$
 Clk1= Q_0

$$Q_2^* = Q_2^* \cdot clk2 \downarrow$$
 Clk2=Q₁

 Q_3 *= Q_2 Q_1 Q_3 '·clk3 \downarrow Clk3= Q_0

							U 3 -	W 2 G	<u>11 U3</u>	·CIK3	
Q_3	Q_2	Q	Q_0	clk3	clk2	clk1	Q_3^*	Q ₂ *	Q ₁ *	Q_0^*	₽ C
0	0	0	0						0	15	0
0	0	0	1			1			1	0	0
0	0	1	0						1	1	0
0	0	1	1			1			0	0	0
0	1	0	0						0	1	0
0	1	0	1						1	0	0
0	1	1	0			_			1	1	0
0	1	1	1			1			0	0	0
1	0	0	0						0	1	0
1	0	0	1						0	0	1
1	0	1	0						1	1	0
1	0	1	1						0	0	1
1	1	0	0			_			0	1	0
1	1	0	1			1			0	0	1
1	1	1	0						1	1	0
1	1	1	1						0	0	1

$$Q_0 \rightarrow clk_1$$

$$Q_1 \rightarrow clk_2$$

$$Q_0 \rightarrow clk_3$$

$$Q_0^* = Q_0' \ clk_0$$

$$Q_1^* = Q_3'Q_1' clk_1$$

$$Q_2^* = Q_2' \ clk_2$$

$$Q_3^* = Q_2 Q_1 Q_3' \ clk_3$$

- 1)首先列出 Q_0
- $2)Q_0$ 从 $1\rightarrow 0$ 时, clk_1 和 clk_3 为↓
- 3)*Q*₁从1→0时, *clk*₂为↓

$$Q_0^* = Q_0' \cdot clk_0 \downarrow$$

$$Q_1^* = Q_3' Q_1' \cdot clk1 \downarrow$$
 Clk1= Q_0

$$Q_2^* = Q_2^* \cdot clk2 \downarrow$$
 Clk2=Q₁

	Q_0	\mathbf{Q}_0	$Q_3^* = Q_2 Q_1 Q_3' \cdot clk3$	\bigcup Clk3=Q ₀
--	-------	----------------	-----------------------------------	-------------------------------

				Q 0		W 0	$\mathbf{\alpha}_3$ –	W 2 U	K1 W 3	Once	
Q_3	Q_2	Q_1	Q_0	clk3	clk2	clk1	Q_3^*	Q_2^*	Q ₁ *	Q_0^*	С
0	0	0	0				0	0	0	1	0
0	0	0	1	Ţ		+	0	0	1	0	0
0	0	1	0				0	0	1	1	0
0	0	1	1	Ţ	\downarrow	1	0	1	0	0	0
0	1	0	0	,			0	1	0	1	0
0	1	0	1	1		1	0	1	1	0	0
0	1	1	0				0	1	1	1	0
0	1	1	1		+	+	1	0	0	0	0
1	0	0	0	·			1	0	0	1	0
1	0	0	1			+	0	0	0	0	1
1	0	1	0				1	0	1	1	0
1	0	1	1	→	1	+	0	1	0	0	1
1	1	0	0				1	1	0	1	0
1	1	0	1			1	0	1	0	0	1
1	1	1	0				1	1	1	1	0
1	1	1	1				0	0	0	0	1

$$Q_0 \rightarrow clk_1$$

$$Q_1 \rightarrow clk_2$$

$$Q_0 \rightarrow clk_3$$

$$Q_0^* = Q_0' \ clk_0$$

$$Q_1^* = Q_3' Q_1' \ clk_1$$

$$Q_2^* = Q_2' \ clk_2$$

$$Q_3^* = Q_2 Q_1 Q_3' \ clk_3$$

- 1)首先列出 Q_0
- $2)Q_0$ 从 $1\rightarrow 0$ 时, clk_1 和 clk_3 为↓
- 3)*Q*₁从1→0时, *clk*₂为↓

 Q_0 Q_1 Q_0

Q_3	Q_2	Q_1	Q_0	clk3	clk2	clk1	Q_3^*	Q_2^*	Q ₁ *	Q_0^*	С
0	0	0	0							1	0
0	0	0	1							0	0
0	0	1	0							1	0
0	0	1	1							0	0
0	1	0	0							1	0
0	1	0	1							0	0
0	1	1	0							1	0
0	1	1	1							0	0
1	0	0	0							1	0
1	0	0	1							0	1
1	0	1	0							1	0
1	0	1	1							0	1
1	1	0	0							1	0
1	1	0	1							0	1
1	1	1	0							1	0
1	1	1	1							0	1

1)首先列出 Q_0

2)Q₀从1→0时, clk₁和clk₃为↓

3)*Q*₁从1→0时, clk₂为↓


Q_0	Q_1	Q_0
— U		-0

Q_3	Q_2	Q_1	Q_0	clk3	clk2	clk1	Q ₃ *	Q ₂ *	Q ₁ *	Q ₀ *	С	$ \bigcup_{i=1}^{n} Q_0 \to ClK_1 $
0	0	0	0					0	0	1	0	$Q_1 \rightarrow clk_2$
0	0	0	1	1		1		0	1	O	0	$Q_0 ightarrow clk_3$
0	0	1	0					0	1	1	0	$Q_0^* = Q_0' \ clk_0$
0	0	1	1	↓	+	↓		1	0	0	0	$Q_1^* = Q_3' Q_1' clk_1$
0	1	0	0					1	0	1	0	$Q_2^* = Q_2' clk_2$
0	1	0	1	1		1		1	1	0	0	$Q_{3}^{*} = Q_{2}Q_{1}Q_{3}' clk_{3}$
0	1	1	0					1	1	1	0	$Q_3 - Q_2Q_1Q_3 \operatorname{cin}_3$
0	1	1	1	1	+	1		0	0	O	0	
1	0	0	0	_		_		0	0	1	0	
1	0	0	1	+		+		0	0	0	1	
1	0	1	0					0	1	1	0	1)首先列出 Q_0
1	0	1		-	↓	—		1	0	0	1	2)Q ₀ 从1→0时,
1	1	0	0					1	0	1	0	clk ₁ 和clk ₃ 为↓
1	1	0	1	—				1	0	0	1	3) Q ₁ 从1→0时,
1	1	1	0					1	1	1	0	clk ₂ 为↓
1	1	1	1		↓	1		0	0	0	1]


$$egin{aligned} oldsymbol{Q}_0 &
ightarrow clk_1 \ oldsymbol{Q}_1 &
ightarrow clk_2 \ oldsymbol{Q}_0 &
ightarrow clk_3 \ oldsymbol{Q}_0^* &= oldsymbol{Q}_0' \ clk_0 \ oldsymbol{Q}_1^* &= oldsymbol{Q}_0' \ clk_1 \ oldsymbol{Q}_2^* &= oldsymbol{Q}_2' \ clk_2 \ oldsymbol{Q}_2^* &= oldsymbol{Q}_2' \ clk_2 \ oldsymbol{Q}_2^* \ clk_2 \end{aligned}$$

3. 画状态图

Q_3	Q_2	Q_1	Q_0	Q ₃ *	Q ₂ *	Q ₁ *	Q ₀ *	С
0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	1	1	0
0	0	1	1	0	1	0	0	0
0	1	0	0	0	1	0	1	0
0	1	0	1	0	1	1	0	0
0	1	1	0	0	1	1	1	0
0	1	1	1	1	0	0	0	0
1	0	0	0	1	0	0	1	0
1	0	0	1	0	0	0	0	1
1	0	1	0	1	0	1	1	0
1	0	1	1	0	1	0	0	1
1	1	0	0	1	1	0	1	0
1	1	0	1	0	1	0	0	1
1	1	1	0	1	1	1	1	0
1	1	1	1	0	0	0	0	1



3. 画状态图(书上画法)



4.分析电路的功能

为异步十进制加法计数器

作业

6.29 设计序列信号发生器"0010110111",序列长度 L=10

方法1: 计数器(74160)+逻辑门

方法2: 计数器(74161)+选通器(8-1MUX)

方法3: 计数器(74161)+译码器(两个74138扩展成4-16译码器)