

ZHIYAN LI

github.com/lzy001Yuki ◊ lzy001Yuki@gmail.com

EDUCATION

B.S in Computer Science, ACM Honer Class Zhiyuan College, an elite research-oriented CS program of top 5% students, Shanghai Jiao Tong University, China Selected Courses: Data Science: 98 , Information Theory: 95 , Large Language Models: 94 , Compiler Project: 94 , Introduction to Physics II(Honors): 92 , Machine Learning: 92	Sep.2023 - June. 2027(Expected)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------

RESEARCH EXPERIENCE AND PUBLICATION

Research Assistant, MVIG-RHOS Lab <i>co-advised by Prof. Cewu Lu and Prof. Yonglu Li</i> Topics: Multimodal Perception, Robot Learning	June 2025 - Present
TactiLDM for VLA: Learning Unified Visual-Text-Tactile Representations to Empower Vision-Language-Action Policies <i>Zhiyan Li*, Hantao Jiang*</i>	Nov 2025 - Jan 2026
<ul style="list-style-type: none">Accepted by ISAI 2026Design a tactile encoder in Latent Diffusion Model(LDM) FrameworkAchieve $\approx 20\%$ improvement in linear probing downstream taskAchieve 4x in success rate when integrated the encoder to π_0 VLA model	

PROJECTS

Decoformer <i>Python, Core Researcher</i>	May 2025
<ul style="list-style-type: none">Proposed a novel architecture by integrating DLinear into CrossFormer (ICLR 2023)Achieve 20% higher accuracy on long-term forecasting and 1.25× faster inference	
A2A-cpp SDK <i>C++, Collaborated with Huawei 2012 Lab</i>	Oct 2025 - Dec 2025
<ul style="list-style-type: none">Developed a low-latency C++ SDK for inter-agent messaging	
MxCompiler <i>Java, Core Researcher</i>	Oct 2024
<ul style="list-style-type: none">Implemented a full-featured compiler supporting semantic analysis, RISC-V code generation, and optimizations including Mem2Reg, DCE, SCCP, and Global-to-Local variable promotion	
RISCV-CPU <i>Verilog, Core Researcher</i>	Oct 2024
<ul style="list-style-type: none">Designed a 5-stage pipelined RV32IC CPU with out-of-order execution support via Tomasulo's algorithmValidated functionality through FPGA deployment and extensive simulation	

HONORS AND AWARDS

<ul style="list-style-type: none">Foresight-Sequoia Talent Development Fund Award for 5 Excellent Students in ACM Class	Nov 2025
--------------------------------------------------------------------------------------------------------------------------------------------------	----------

- **Zhiyuan Honors Scholarship** Recognition for top 5% of students in SJTU annually Fall 2023, 2024, 2025
- **Shanghai Jiao Tong University Merit Scholarship** Nov 2025
- **Software Star of 2025 Huawei Hackathon Competition** Oct 2025
- **39th Chinese Physics Olympiad, Silver Medal(National Prize)** top 5% of overall high school participants Nov 2022
- **China Undergraduate Mathematical Contest in Modeling, Provincial Second Prize** Dec 2024
- **The Chinese Mathematics Competition, Provincial Second Prize** Dec 2024

TEACHING EXPERIENCE

- Data Structure(Honors), Teaching Assistant Spring 2025
- Principle and Practice of Computer Algorithms, Teaching Assistant Summer 2025

SKILLS AND INTERESTS

Languages	English (Fair, CET6: 610, got Excellent in Speaking), Mandarin Chinese(Native)
Programming	Python, MATLAB, C++, Java, Verilog
Tools	L ^A T _E X, Markdown, Git, ROS1/2 System