# Logic Synthesis

## 1 Description of the problem

In this project, our goal is to solve the NOR Logic Synthesis Problem (NLSP): given a specification of a Boolean function  $f(x_1,...,x_n)$  in the form of a truth table, find a NOR-circuit satisfying the specification that minimizes depth (and, in case of a tie in depth, with minimum size). An instance of NLSP consists in:

- n := "Number of input signals"
- $\mathbf{y_t} :=$  "Desired output signal, described by row t in the truth table", where  $t \in \{0, 1, ..., 2^n 1\}$

## 2 Decision variables

Given the number of input signals n, the depth d, and the truth table of the logical circuit, I defined the following variables:

- - $-0 \le i \le d$
  - $-0 \le j < 2^i$
- $\mathbf{N_{i,j}} :=$  "The node (i,j) contains a NOR gate", where
  - $-0 \le i \le d$
  - $-0 \le j < 2^i$
- $\mathbf{I_{i,j,k}} :=$  "The node (i,j) contains the input k", where
  - $-0 \le i \le d$
  - $-0 < j < 2^{i}$
  - $-1 \le k \le n$
- $\mathbf{B}_{i,i}^{(t)}$  := "Boolean value of the node (i,j) for the row t of the truth table", where
  - -0 < i < d
  - $-0 \le j < 2^i$
  - $-0 \le t < 2^n$

For example, for a NOR-circuit that implements the functionality of an AND gate (see figure 1), with n = d = 2, one possible solution for the variables  $c_{i,j}$  and  $B_{i,j}^{(0)}$  is shown in figures 2e and 2f, respectively.




Figure 1: Truth table of  $y = AND(x_1, x_2)$  and NOR-circuit implementing it.




Figure 2: Visual representation of (i,j) and the variables.

## 3 Constraints

In order to simplify the definition of the constraints, I define three functions. Given the variable  $v_{i,j}$ , with  $v_{i,j} \in \{Z_{i,j}; N_{i,j}; I_{i,j,k}; B_{i,j}^{(t)}\},$ 

- left $(v_{i,j}) :=$  "Variable corresponding to the one on the left of  $v_{i,j}$ " =  $v_{i+1,2\times j}$ .
- right $(v_{i,j})$  := "Variable corresponding to the one on the right of  $v_{i,j}$ " =  $v_{i+1,2\times j+1}$ .
- bit(k,t) := "Boolean value of  $x_k$  in the t row of the truth table" = "Value of the position k of the binary representation of t (i.e.  $t_k \in \{t_1t_2...t_n\}$ )".

So, the constraints are the following:

• The output of the circuit is equal to the desired value for each row t of the truth table.

$$b_{0,0}^{(t)} = y_t$$
$$\forall t < 2^n$$

• NOR gates are not allowed on the leaves of the circuit.

$$c_{d,j} \ge 0$$
$$\forall j < 2^d$$

• Force children (if any) of each node to be 0 if the node is not a NOR gate.

$$c_{i,j} \ge 0 \Rightarrow (\mathbf{left}(c_{i,j}) = 0 \land \mathbf{right}(c_{i,j}) = 0)$$
  
$$\forall i < d \ \forall j < 2^i$$

• Force the left child of NOR gates to be greater or equal than the right one (non-symmetry of NOR gates).

$$c_{i,j} = -1 \Rightarrow (\mathbf{left}(c_{i,j}) \ge \mathbf{right}(c_{i,j}))$$
  
 $\forall i < d \ \forall i < 2^i$ 

• Force the left child of NOR gates to be greater than the right one if one of them is an input signal (non-symmetry of NOR gates).

$$(c_{i,j} = -1 \land (\mathbf{left}(c_{i,j}) > 0 \lor \mathbf{right}(c_{i,j}) > 0)) \Rightarrow (\mathbf{left}(c_{i,j}) > \mathbf{right}(c_{i,j}))$$
$$\forall i < d \ \forall j < 2^{i}$$

• Link each NOR gate with its corresponding value, which is the NOR operation between both children.

$$c_{i,j} = -1 \Rightarrow (B_{i,j}^{(t)}) = \neg(\mathbf{left}(B_{i,j}^{(t)}) \vee \mathbf{right}(B_{i,j}^{(t)})))$$
$$\forall t < 2^n \ \forall i < d \ \forall j < 2^i$$

• Link each constant 0 signal with 'false'.

$$c_{i,j} = 0 \Rightarrow \neg B_{i,j}^{(t)}$$
$$\forall t < 2^n \ \forall i < d \ \forall j < 2^i$$

• Link each input signal that has value 1 in the truth table, with 'true'.

$$c_{i,j} = k \Rightarrow B_{i,j}^{(t)}$$

$$\forall 1 \le k \le n \ \forall t < 2^n \ \forall i \le d \ \forall j < 2^i \ \text{where } \mathbf{bit}(k,t) = 1$$

• Link each input signal that has value 0 in the truth table, with 'false'.

$$c_{i,j} = k \Rightarrow \neg B_{i,j}^{(t)}$$
 
$$\forall 1 \le k \le n \ \forall t < 2^n \ \forall i \le d \ \forall j < 2^i \ \text{where } \mathbf{bit}(k,t) = 0$$

## 4 Relation between the documentation and the code

### 4.1 Variables

- IntVarArray circuit =  $\{c_{0,0}, c_{1,0}, c_{1,1}, ..., c_{d,2^d-1}\}.$
- $\bullet \ \ \text{For each $t$, which in the code is truth\_idx, BoolVarArray circuit\_bool} \ = \ \{b_{0,0}^{(t)}, b_{1,0}^{(t)}, b_{1,1}^{(t)}, ..., b_{d,2^d-1}^{(t)}\}.$

#### 4.2 Functions

- left(i, j) and  $right(v_{i,j})$  are not directly implemented as functions.
- Function bool is\_bit\_up(bit\_pos, number) = bit(k,t).

#### 4.3 Others

- Most of the constrains are defined within the recursive function constraint\_creation(...), accessing to variables like a tree.
- The algorithm tries to solve the problem from depth 0 to MAX\_DEPTH, which is equal to 5, and stops in the first depth where it finds a solution.
- I used 4 threads when solving the instances.