

# Logic Synthesis

## 1 Description of the problem

In this project, our goal is to solve the *NOR Logic Synthesis Problem* (NLSP): given a specification of a Boolean function  $f(x_1, \dots, x_n)$  in the form of a truth table, find a NOR-circuit satisfying the specification that minimizes depth (and, in case of a tie in depth, with minimum size). An instance of NLSP consists in:

- $\mathbf{n} :=$  “Number of input signals”
- $\mathbf{y}_t :=$  “Desired output signal, described by row  $t$  in the truth table”, where  $t \in \{0, 1, \dots, 2^n - 1\}$

## 2 Decision variables

Given the number of input signals  $n$ , the depth  $d$ , and the truth table of the logical circuit, I defined the following variables:

- $\mathbf{c}_{i,j} :=$  “Code of the node  $(i,j)$ ”, where
  - $0 \leq i \leq d$
  - $0 \leq j < 2^i$
- $\mathbf{b}_{i,j}^{(t)} :=$  “Boolean value of the node  $(i,j)$  for the row  $t$  of the truth table”, where
  - $0 \leq i \leq d$
  - $0 \leq j < 2^i$
  - $0 \leq t < 2^n$

For example, for a NOR-circuit that implements the functionality of an AND gate (see figure 1), with  $n = d = 2$ , one possible solution for the variables  $c_{i,j}$  and  $b_{i,j}^{(0)}$  is shown in figures 2b and 2c, respectively.




Figure 1: Truth table of  $y = \text{AND}(x_1, x_2)$  and NOR-circuit implementing it.




Figure 2: Visual representation of  $(i, j)$  and both variables.

### 3 Constraints

In order to simplify the definition of the constraints, I define three functions. Given the variable  $v_{i,j}$ , with  $v_{i,j} = c_{i,j}$  or  $v_{i,j} = b_{i,j}^{(t)}$ ,

- **left** $(v_{i,j})$  := “Variable corresponding to the one on the left of  $v_{i,j}$ ” =  $v_{i+1,2 \times j}$ .
- **right** $(v_{i,j})$  := “Variable corresponding to the one on the right of  $v_{i,j}$ ” =  $v_{i+1,2 \times j + 1}$ .
- **bit** $(k, t)$  := “Boolean value of  $x_k$  in the  $t$  row of the truth table” = “Value of the position  $k$  of the binary representation of  $t$  (i.e.  $t_k \in \{t_1 t_2 \dots t_n\}$ )”.

So, the constraints are the following:

- The output of the circuit is equal to the desired value for each row  $t$  of the truth table.

$$b_{0,0}^{(t)} = y_t$$

$$\forall t < 2^n$$

- NOR gates are not allowed on the leaves of the circuit.

$$c_{d,j} \geq 0$$

$$\forall j < 2^d$$

- Force children (if any) of each node to be 0 if the node is not a NOR gate.

$$c_{i,j} \geq 0 \Rightarrow (\mathbf{left}(c_{i,j}) = 0 \wedge \mathbf{right}(c_{i,j}) = 0)$$

$$\forall i < d \forall j < 2^i$$

- Force the left child of NOR gates to be greater or equal than the right one (non-symmetry of NOR gates).

$$c_{i,j} = -1 \Rightarrow (\mathbf{left}(c_{i,j}) \geq \mathbf{right}(c_{i,j}))$$

$$\forall i < d \forall j < 2^i$$

- Force the left child of NOR gates to be greater than the right one if one of them is an input signal (non-symmetry of NOR gates).

$$(c_{i,j} = -1 \wedge (\mathbf{left}(c_{i,j}) > 0 \vee \mathbf{right}(c_{i,j}) > 0)) \Rightarrow (\mathbf{left}(c_{i,j}) > \mathbf{right}(c_{i,j}))$$

$$\forall i < d \forall j < 2^i$$

- Link each NOR gate with its corresponding value, which is the NOR operation between both children.

$$c_{i,j} = -1 \Rightarrow (b_{i,j}^{(t)} = \neg(\mathbf{left}(b_{i,j}^{(t)}) \vee \mathbf{right}(b_{i,j}^{(t)})))$$

$$\forall t < 2^n \forall i < d \forall j < 2^i$$

- Link each constant 0 signal with ‘false’.

$$c_{i,j} = 0 \Rightarrow \neg b_{i,j}^{(t)}$$

$$\forall t < 2^n \forall i \leq d \forall j < 2^i$$

- Link each input signal that has value 1 in the truth table, with ‘true’.

$$c_{i,j} = k \Rightarrow b_{i,j}^{(t)}$$

$$\forall 1 \leq k \leq n \forall t < 2^n \forall i \leq d \forall j < 2^i \text{ where } \mathbf{bit}(k, t) = 1$$

- Link each input signal that has value 0 in the truth table, with ‘false’.

$$c_{i,j} = k \Rightarrow \neg b_{i,j}^{(t)}$$

$$\forall 1 \leq k \leq n \forall t < 2^n \forall i \leq d \forall j < 2^i \text{ where } \mathbf{bit}(k, t) = 0$$

## 4 Relation between the documentation and the code

### 4.1 Variables

- `IntVarArray circuit = {c0,0, c1,0, c1,1, ..., cd,2d-1}`.
- For each  $t$ , which in the code is `truth_idx`, `BoolVarArray circuit_bool = {b0,0(t), b1,0(t), b1,1(t), ..., bd,2d-1(t)}`.

### 4.2 Functions

- `left(i, j)` and `right(vi,j)` are not directly implemented as functions.
- Function `bool is_bit_up(bit_pos, number) = bit(k, t)`.

### 4.3 Others

- Most of the constrains are defined within the recursive function `constraint_creation(...)`, accessing to variables like a tree.
- The algorithm tries to solve the problem from *depth* 0 to `MAX_DEPTH`, which is equal to 5, and stops in the first *depth* where it finds a solution.
- I used 4 threads when solving the instances.