

Embedded System Hardware - Processing -

Peter Marwedel Informatik 12 TU Dortmund Germany




© Springer, 2010

2013年 11 月 12 日

These slides use Microsoft clip arts. Microsoft copyright restrictions apply.


Embedded System Hardware

Embedded system hardware is frequently used in a loop ("hardware in a loop"):



Efficiency: slide from lecture 1 applied to processing

- CPS & ES must be efficient
- Code-size efficient
 (especially for systems on a chip)



Run-time efficient



Weight efficient



Cost efficient



Energy efficient








Why care about energy efficiency?

	Relevant during use?		
Execution platform	Plugged	Uncharged periods	Unplug- ged
E.g.	Factory	Car	Sensor
Global warming	\square		
Cost of energy	\square		
Increasing performance	\square	\square	\square
Problems with cooling, avoiding hot spots	\square	\square	Ø
Avoiding high currents & metal migration	\square	\square	☑
Reliability			☑
Energy a very scarce resource		\checkmark	Ø











Should we care about energy consumption or about power consumption?

$$E = \int P(t) \, dt$$



Both are closely related, but still different




Should we care about energy consumption or about power consumption (2)?

Minimizing power consumption important for





- design of the power supply & regulators
- dimensioning of interconnect, short term cooling
- Minimizing energy consumption important due to
 - restricted availability of energy (mobile systems)
 - cooling: high costs, limited space
 - thermal effects






In general, we need to care about both






Energy Efficiency of different target platforms



© Hugo De Man, IMEC, Philips, 2007



fakultät für informatik

© P.Marwedel, Informatik 12, 2013

7 -


Application Specific Circuits (ASICS) or Full Custom Circuits

Approach suffers from

- long design times,
- lack of flexibility (changing standards) and
- high costs (e.g. Mill. \$ mask costs).




- if ultimate speed or
- energy efficiency is the goal and
- large numbers can be sold.




HW synthesis not covered in this course, let's look at processors



Energy Efficiency of different target platforms



© Hugo De Man, IMEC, Philips, 2007




fakultät für informatik

© P.Marwedel, Informatik 12, 2013


. 9 -

PCs: Problem: Power density increasing



© Intel M. Pollack, Micro-32






PCs: Surpassed hot (kitchen) plate ...? Why not use it?




Strictly speaking, energy is not "consumed", but converted from electrical energy into heat energy

http://www.phys.ncku.edu.tw/ ~htsu/humor/fry_egg.html

PCs: Just adding transistors would have resulted in this:




S. Borkar, A. Chien: The future of microprocessors, Communications of the ACM, May 2011



Prerequisite: Static and dynamic power consumption

 Dynamic power consumption: Power consumption caused by charging capacitors when logic levels are switched.



$$P = \alpha C_L V_{dd}^2 f$$
 with

 α : switchingactivity

 C_L : load capacitance


 V_{dd} : supply voltage

f: clock frequency

The Decreasing V_{dd} reduces P quadratically

 Static power consumption (caused by leakage current): power consumed in the absence of clock signals

Leakage becoming more important due to smaller devices



How to make systems energy efficient: Fundamentals of dynamic voltage scaling (DVS)

Power consumption of CMOS circuits (ignoring leakage):

$$P = \alpha C_L V_{dd}^2 f$$
 with

 α : switchingactivity

 C_L : load capacitance

 V_{dd} : supply voltage

f: clock frequency


Delay for CMOS circuits:

$$\tau = k C_L \frac{V_{dd}}{(V_{dd} - V_t)^2} \text{ with}$$

 V_t : threshholdvoltage


$$(V_t < \operatorname{than} V_{dd})$$

Voltage scaling: Example



© ACM, 2011


S. Borkar, A. Chien: The future of microprocessors, Communications of the ACM, May 2011









Area vs. Power Envelope (22nm)




- ✓ Good news: can fit hundreds of cores
- × Can not use them all at highest speed

© 2010 Babak Falsafi








Of course one could pack more slower cores, cheaper cache












Cache Size (MB)

32



16

Assuming bandwidth is unlimited

8

© 2010 Babak Falsafi

16

8

4

2

2

64 128 256 512


Dynamic power management (DPM)


Example: STRONGARM SA1100

RUN: operational


IDLE: a SW routine may stop the CPU when not in use, while monitoring interrupts

SLEEP: Shutdown of onchip activity






Energy Efficiency of different target platforms



© Hugo De Man, IMEC, Philips, 2007



fakultät für informatik

© P.Marwedel, Informatik 12, 2013

- 20 -

Low voltage, parallel operation more efficient than high voltage, sequential operation

Basic equations

Power: $P \sim V_{DD}^2$,

Maximum clock frequency: $f \sim V_{DD}$,

Energy to run a program: $E = P \times t$, with: t = runtime (fixed)

Time to run a program: $t \sim 1/f$

Changes due to parallel processing, with β operations per clock:

Clock frequency reduced to: $f' = f / \beta$,

Voltage can be reduced to: $V_{DD}' = V_{DD} / \beta$,

Power for parallel processing: $P^{\circ} = P / \beta^{2}$ per operation,


Power for β operations per clock: $P' = \beta \times P^{\circ} = P / \beta$,

Time to run a program is still: t'=t,

Energy required to run program: $E' = P' \times t = E / \beta$


Argument in favour of voltage scaling, and parallel processing Rough approxi-mations!

More energy-efficient architectures: Domain- and application specific




© Hugo De Man: From the Heaven of Software to the Hell of Nanoscale Physics: An Industry in Transition, *Keynote Slides*, ACACES, 2007

VIP for car mirrors Infineon




200MHz , 0.76 Watt 100Gops @ 8b 25Gops @ 32b

Close to power efficiency of silicon







Energy-efficient architectures: Domain- and application specific



© Hugo De Man: From the Heaven of Software to the Hell of Nanoscale Physics: An Industry in Transition, *Keynote Slides*, ACACES, 2007


Close to power efficiency of silicon







Mobile phones: Increasing performance requirements

C.H. van Berkel: Multi-Core for Mobile Phones, DATE, 2009;




Many more instances of the power/energy problem





Mobile phones: Where does the power go?




It not just I/O, don't ignore processing!

[O. Vargas: Minimum power consumption in mobile-phone memory subsystems; Pennwell Portable Design - September 2005;]

Mobile phones: Where does the power go? (2)


Mobile phone use, breakdown by type of computation



With special purpose HW!


C.H. van Berkel: Multi-Core for Mobile Phones, DATE, 2009; (no explicit percentages in original paper)


During use, all components & computations relevant



Mobile phones: Where is the energy consumed?

- According to International Technology Roadmap for Semiconductors (ITRS), 2010 update, [www.itrs.net]
- Current trends ♥
 violation of 0.5-1
 W constraint for small mobiles;
 large mobiles:
 ~ 7 W








Energy-efficient architectures: Heterogeneous processors

(2)Telephony (W-CDMA)



Baseband part	Control	ON
	W-CDMA	ON
	GSM	ON / OFF
Application part	System-domain	ON
	Realtime-domain	OFF
Measured Leakage Current (@ Room Temp, 1.2V)		407 μ A

http://www.mpsoc-forum.org/2007/slides/Hattori.pdf

15 ©2007. Renesas Technology Corp., All rights reserved.

MPSoC '07

Everywhere you imagine. RENESAS

"Dark silicon" (not all silicon can be powered at the same time, due to current, power or temperature constraints)

ARM's big.LITTLE as an example




Figure 2 Cortex-A15 Pipeline

Used in Samsung S4






Figure 1 Cortex-A7 Pipeline




Performance





Key requirement #2: Code-size efficiency


- Overview: http://www-perso.iro.umontreal.ca/~latendre/ codeCompression/codeCompression/node1.html
- Compression techniques: key idea



Code-size efficiency

Compression techniques (continued):

2nd instruction set, e.g. ARM Thumb instruction set:



- Reduction to 65-70 % of original code size
- 130% of ARM performance with 8/16 bit memory
- 85% of ARM performance with 32-bit memory

Same approach for LSI TinyRisc, ...
Requires support by compiler, assembler etc.




Dictionary approach, two level control store (indirect addressing of instructions)


"Dictionary-based coding schemes cover a wide range of various coders and compressors.

Their common feature is that the methods use some kind of a dictionary that contains parts of the input sequence which frequently appear.


The encoded sequence in turn contains references to the dictionary elements rather than containing these over and over."

[Á. Beszédes et al.: Survey of Code size Reduction Methods, Survey of Code-Size Reduction Methods, *ACM Computing Surveys*, Vol. 35, Sept. 2003, pp 223-267]





Key idea (for *d* **bit instructions)**



Uncompressed storage of *a d*-bit-wide instructions requires *a* x *d* bits.

In compressed code, each instruction pattern is stored only once.

Hopefully, axb+cxd < axd.


Called nanoprogramming in the Motorola 68000.

small


Key requirement #3: Run-time efficiency

- Domain-oriented architectures -

Example: Filtering in Digital signal processing (DSP)



Filtering in digital signal processing



DSP-Processors: multiply/accumulate (MAC) and zero-overhead loop (ZOL) instructions

MR:=0; A1:=1; A2:=s-1; MX:=w[s]; MY:=a[0];


for $(k:=0 \le n-1)$

 $\{MR:=MR+MX*MY; MY:=a[A1]; MX:=w[A2]; A1++; A2--\}$

Multiply/accumulate (MAC) instruction


Zero-overhead loop (ZOL) instruction preceding MAC instruction.

Loop testing done in parallel to MAC operations.



Heterogeneous registers


Example (ADSP 210x):




Different functionality of registers An, AX, AY, AF, MX, MY, MF, MR

Separate address generation units (AGUs)

Example (ADSP 210x):



- Data memory can only be fetched with address contained in A,
- but this can be done in parallel with operation in main data path (takes effectively 0 time).
- $A := A \pm 1$ also takes 0 time,
- same for A := A ± M;
- A := <immediate in instruction> requires extra instruction
- Minimize load immediates
- Optimization in optimization chapter





Modulo addressing

Modulo addressing:

 $Am++ \equiv Am := (Am+1) \mod n$ (implements ring or circular buffer in memory)


> n most recent values





Memory, t=t1

Memory, t2 = t1 + 1





W[t1-1]


W[t1]

Saturating arithmetic


- Returns largest/smallest number in case of over/underflows
- Example:

a		0111	
b	+	1001	
standard wrap around arithmetic		(1)0000	
saturating arithmetic		1111	
(a+b)/2:	correct	1000	
	wrap around arithmetic	0000	
	saturating arithmetic + shifted	0111	"almost correct"


- Appropriate for DSP/multimedia applications:
 - No timeliness of results if interrupts are generated for overflows
 - Precise values less important
 - Wrap around arithmetic would be worse.



Example



Fixed-point arithmetic




Shifting required after multiplications and divisions in order to maintain binary point.




Real-time capability

- Timing behavior has to be predictable Features that cause problems:
 - Unpredictable access to shared resources
 - Caches with difficult to predict replacement strategies
 - Unified caches (conflicts between instructions and data)
 - Pipelines with difficult to predict stall cycles ("bubbles")
 - Unpredictable communication times for multiprocessors
 - Branch prediction, speculative execution
 - Interrupts that are possible any time
 - Memory refreshes that are possible any time
 - Instructions that have data-dependent execution times
 - Trying to avoid as many of these as possible.






Multiple memory banks or memories




Simplifies parallel fetches







Multimedia-Instructions, Short vector extensions, Streaming extensions, SIMD instructions

- Multimedia instructions exploit that many registers, adders etc are quite wide (32/64 bit), whereas most multimedia data types are narrow
- 2-8 values can be stored per register and added. E.g.:



- Cheap way of using parallelism
- SSE instruction set extensions, SIMD instructions





Summary


Hardware in a loop

- Sensors
- Discretization
- Information processing
 - Importance of energy efficiency
 - Special purpose HW very expensive
 - Energy efficiency of processors
 - Code size efficiency
 - Run-time efficiency
 - MPSoCs
- D/A converters
- Actuators

SPARES



Voltage scaling: Example



Variable-voltage/frequency example: INTEL Xscale

