

1. In NI Multisim, go to "global options" Under options — ensure that the "Xilinx tools path" is setup correctly.
 2. Create a new ^{PLD} Design in Multisim
 - Use "Cygwin+ PLTW S7" as the standard configuration
 - Give your design a name.
 - Select the connectors you wish to use in your design
 3. Once the design has been compiled, check your circuit uses only logic gates — ICs are not available.
 - to test out your design before sending it off to the board, you can use "interactive digital constants" to test values on your design.
 4. To export your design to the physical chip, click "transfer" and then "Export to PLD", use "program the connected PLD" and "refresh" the connected ~~design~~ device. Then, click "finish" and wait for a successful import.
- 2/25/25

Steps to implement DOB project with PLD

- o Ensure NI multisim is setup properly
- o Prepare the Breadboard and PLTW ^{device} ~~object~~ for programming
 - in this case, 3-inputs, and 7-outputs for the ^{given segment outputs}
- o Design new logic for determining the current SSD output with the current inputs
- o Export the design to the board
- o Profit

2/25/25

Signature: Kevin QuinDate: 2/25/25

Team Members:

Witness:

Date:

Continued From Page #

Continued On Page #