



# Sequential Logic & the Flip-Flop




## D Flip-Flop



D	clk	Q	$\bar{Q}$
0	↑	0	1
1	↑	1	0

↑ rising edge of clock

## J/K Flip-Flop: Excitation Table



J	K	clk	Q
0	0	↑	$Q_0$
0	1	↑	0
1	0	↑	1
1	1	↑	$\bar{Q}_0$

No change ↑ rising edge of clock  
 Clear  
 Set  
 Toggle  
 $\bar{Q}$  Complement of Q

## Clock Edges


Rising Edge

1

0

Falling Edge


## POS & NEG Edge triggered D




D	clk	Q	$\bar{Q}$
0	↑	0	1
1	↑	1	0

Neg clock as  $\bar{D}$  to clk

## POS & NEG Edge triggered D



J	K	clk	Q
0	0	↑	$Q_0$
0	1	↑	0
1	0	↑	1
1	1	↑	$\bar{Q}_0$



J	K	clk	Q
0	0	↓	$Q_0$
0	1	↓	0
1	0	↓	1
1	1	↓	$\bar{Q}_0$

Signature:

*[Signature]*

Date:

12/2/25

Team Members:

Witness:


Date:

Continued From Page #

Continued On Page #



## Flip-Flop timing



### Setup time

The time interval before the activation of the clock edge during which the data input must be maintained.

The time interval after the active transition of the clock.

## Asynchronous Inputs

Asynchronous inputs (Preset & Clear) are used to override the clock/data inputs and force the outputs to a predefined state.


The preset (PR) input forces the output to  $Q=1$  &  $\bar{Q}=0$

The clear (CLR) input forces the output to  $Q=0$  &  $\bar{Q}=1$

PR	CLR	CLK	D	Q	$\bar{Q}$
1	1	↑	0	0	1
1	1	↑	1	1	0
0	1	X	X	1	0
1	0	X	X	0	1
0	0	X	X	1	1

Async Preset  
Async Clear  
Illegal

## D Flip-Flop: PR & CLR Timing



Signature: *[Signature]*

Date: *[Date]*

Team Members:

Witness:


Date:

Continued From Page # *74*

Continued On Page # *76*



## Transparent D-Latch



EN	D	Q	$\bar{Q}$
0	X	$Q_0$	$\bar{Q}_0$
1	0	0	1
1	1	1	0

EN: Enable


## Flip-Flop Vs. Latch

The primary difference between a D-Flip-Flop and D-Latch is the EN/Clock input.

The Flip-Flop's Clock input is edge sensitive, meaning the flip-flop's output changes on the edge (rising or falling) of the Clock input.


The Latch's EN input is level sensitive, meaning the latch's output changes on the level (high or low) of the EN input.

## Flip-Flops and Latches




74LS74

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and Complementary Outputs



74LS76

Dual negative-edge-triggered J-K Flip-Flops with preset, Clear, and Complementary outputs



74LS75

Quad Latch

Signature:

[Signature]

Date:

4/2/23

Team Members:

Witness:

Date:

Continued From Page #

Continued On Page #