



NAND Gate




X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0


NAND as an inverter gate



NAND GATE as an AND gate





NAND GATE as an OR GATE



NAND Implementation Process

1. Design with AOI Logic
2. Replace every AND, OR, and INVERTER gate with its NAND equivalent
3. Redraw the circuit
4. Eliminate any double inversions
5. Redraw the final circuit.

Signature: *[Signature]*Date: *12/10/2021*

Team Members:

Witness:

Date:

Continued From Page #

Continued On Page #