

## Design specifications

Design a combinational logic circuit with the following specifications:

Three (3) inputs and (7) seven outputs.

As inputs count 000 to 111, the outputs (a-g) displays a date of birth (DOB) on a 7-segment display

The 7-segment display is a common cathode display

The DOB will be displayed in a MM-DD-YY format

## DOB Truth Table

X	Y	Z	D
0	0	0	1
0	0	1	2
0	1	0	-
0	1	1	1
1	0	0	2
1	0	1	-
1	1	0	0
1	1	1	7

A	B	C	D	E	F	G
0	1	1	0	0	0	0
1	1	0	1	1	0	1
0	0	0	0	0	0	1
0	1	1	0	0	0	0
1	1	0	1	1	0	1
0	0	0	0	0	0	1
1	1	1	1	1	1	0
1	1	1	0	0	0	0

RECEIVED  
FEB 11 2025

## Segment A

	$\bar{X}$	$\bar{Y}$	$\bar{Z}$	$Z$
$\bar{X}\bar{Y}$	0	1	1	0
$\bar{X}Y$	0	0	0	0
$XY$	1	1	1	1
$X\bar{Y}$	1	1	0	0

$$X\bar{Z} + XY + X\bar{Y}Z$$

## Segment B

	$\bar{X}$	$\bar{Y}$	$\bar{Z}$	$Z$
$\bar{X}\bar{Y}$	1	1	1	0
$\bar{X}Y$	0	0	1	0
$XY$	1	1	1	1
$X\bar{Y}$	1	1	0	0

$$\bar{X}\bar{Y} + \bar{X}Z + X\bar{Z} + XY$$

## Segment C

	$\bar{X}$	$\bar{Y}$	$\bar{Z}$	$Z$
$\bar{X}\bar{Y}$	1	1	0	0
$\bar{X}Y$	0	0	1	0
$XY$	1	1	1	1
$X\bar{Y}$	0	0	0	0

$$XY + \bar{X}\bar{Y} + Z\bar{X}Y$$

## Segment D B E

	$\bar{X}$	$\bar{Y}$	$\bar{Z}$	$Z$
$\bar{X}\bar{Y}$	0	1	1	0
$\bar{X}Y$	0	0	0	0
$XY$	1	1	0	0
$X\bar{Y}$	1	1	0	0

$$XZ + \bar{X}\bar{Y}Z$$

## Segment F

	$\bar{X}$	$\bar{Y}$	$\bar{Z}$	$Z$
$\bar{X}\bar{Y}$	1	1	0	0
$\bar{X}Y$	0	0	1	0
$XY$	1	1	1	1
$X\bar{Y}$	1	1	0	0

$$XYZ$$

## Segment G

	$\bar{X}$	$\bar{Y}$	$\bar{Z}$	$Z$
$\bar{X}\bar{Y}$	0	1	1	0
$\bar{X}Y$	1	0	0	0
$XY$	0	0	0	0
$X\bar{Y}$	1	1	1	1

$$X\bar{Y} + \bar{X}Y\bar{Z} + X\bar{Y}Z$$

Signature:

*[Signature]*

Date:

2/10/25

Team Members:


Witness:

Date:

Continued From Page #

Continued On Page #



Signature: *[Signature]*Date: *2/14/25*

Team Members:

Witness:

Date:

Continued From Page #

Continued On Page #